



Welcome to
046188 Winter semester 2012
Mixed Signal Electronic Circuits
Instructor: Dr. M. Moyal

Lecture 5 (part b)

***FLASH ADC* Design with error sources.**


www.gigalogchip.com



“Error list”



Architecture Independent Calculation Flow



Agenda- you will get familiar with



Flash ADC – Design and Error Sources

The ENOB: General trends



$$\text{ENOB} = (\text{SNDR} - 1.76) / 6.02$$

Green – Flash

Red - Pipe line


Blue Folding

Pink Open Loop Pipe line

Sigma delta ADC ?

(0-200MHz, 9-14bit)

SNRD (AC) Measured Converter S/N
N quantization D Distortions





Comparator Offset

Resistor mismatches

Power

Speed limit first stage

Signal Feed through

Gain

Dynamic Range – Max Vref

Comparator Meta stability (and speed)

Following stages – (bubbles)

Clock distribution




A good way to see the errors lets go over flash design


An 8 bits Flash ADC

Assuming:

Process 0.18um, $C_{ox} \sim 6\text{ff}/\mu\mu$, $K_n = 60\text{e-}6$ $K_p = 20\text{e-}6$


$$K_n = \mu C_{ox}$$

Architecture – now to the details.. (from lect. 4)



Step1:Inventory:

- 255 comparators/amp
- 255 resistors
- Logic decoder
- thermometer/binary
- Missing T/H
- References

Source : K.. Leuven




Step 2: Design the converter: (w/l) with correct accuracy:



Find/look for:

Accuracy: where in the design non linearties is created


- 1) Comparator offsets – random mechanism
- 2) Resistor ladder – random



Design example- Comparator Offset find w/l of comparator



Offset- at what voltage (X-Y) the comparator switch



$$V_{os1} = \Delta R / R \cdot (I / g_m)$$

$$V_{os1} = C1 / \sqrt{W_{eff} * L_{eff}}$$

=

$$M2 \neq M1$$

Comparator Offset



Given process 180nm is C1

$$C1 = 5(mV \cdot \mu)$$

And we use the equation from lect4-5.

$$\sigma(\Delta Vt) = C1 / \sqrt{W_{eff} * L_{eff}}$$

But now we need 3 sigma's – so “no” error is created - yield

$$V_{os} \leq 3 \cdot \sigma(\Delta Vt)$$

Remember:

Could be the biggest problem: bad for low voltage technologies

8bit-Comparator Offset calculations cont.



$$V_{os(max)} = 1/2 \cdot LSB$$

$$V_{os} = 3 \cdot C1 / \sqrt{W_{eff} * L_{eff}}$$

$$V_{Fs} = 1V \quad V_{lsb} = 1/256 = 3.9206mV$$

$$C1 = 5(mV \cdot \mu) \quad \text{Process given}$$

$$\sqrt{W_{eff} * L_{eff}} = 5mv / (1/2(V_{fs} / 256)) = 3 \cdot (10mv / 3.9206mv)$$

$$W_{eff} \cdot L_{eff} = 58.98$$


Implies $L=0.18\mu m$ $W=327\mu m$

$\frac{1}{2}$ of 3.9206 = 3 C1/..


LADDER MISMATCHES- length determinations



SILICON RESISTORS




$R_p \sim 99\% - 90\%$ of R . Salicide is removed
 $R_{nc} \sim$ EXPOSED AREA TO SALICIDE $\sim 5\%$
 $R_c \sim$ CONTACT RESISTANCE + METAL $\sim 1 - 90\%$



$$R = \frac{R_1 + R_2}{2}$$

$$\Delta R = R_1 - R_2$$



R matching

$$G\left(\frac{\Delta R}{R}\right) = \sqrt{\left[\frac{A_n}{\sqrt{w \times l}}\right]^2 + \left[\frac{A_{nc}}{\sqrt{w \times l_{nc}}}\right]^2 + \left(\frac{A_{nc}}{d_{\text{contact}}}\right)^2 + (0.15)^2}$$

Need $\frac{1}{2} \text{lsb} = 0.196\%$

- 1) Example: Ignore all but poly resistance (see next slide), and
- 2) If $\Delta l/l = 2\%$ (1um x 1um)-process given
- 3) Take 3 sigma's = 1u x 1u $\rightarrow 6\%$. Ratio is 1/30.6 (6/0.196)..



R length = 937um


$$\Delta R < \frac{R}{2^{n-1}} \quad 0.5 \quad \text{Need } \Delta l/R \text{ of } \frac{1}{2} \text{lsb} = 0.196\% \quad 100/510$$

$$0.06 / (\sqrt{\text{Area}}) = 0.00196 \rightarrow \text{Area} = 937 \mu\mu \rightarrow \text{use } 1 \times 937 \mu\text{m}$$

Get rid of Contact errors



Avoid CONTACTS MATCHED RESISTORS



$$R_{\text{cont}} \approx 20 \frac{\Omega}{\text{cm}}$$

No current flow

But must be a long stripe



Step 3. power dissipation

POWER- estimate



power (due to comparators I_m)

$$P = V_{DD} \times I_{comp} = \underline{V_{DD} \times 2 \times k \frac{W}{2L} (V_{GS} - V_T)^2 \cdot [g^{h \sim 1}]}$$

For $K_n=60e-6$, $I=0.18u$ $w=327un$, and if $V_{GS}-V_T=0.1$

$$I_{ds} = \mu C_{ox} (W/2L) (V_{GS} - V_{th}) \times (V_{GS} - V_{th}) \times (255) = 541 \mu A \times 255 \\ = \sim 138 mA$$

$P =$ Without T/H, logic, clock, resistor ladder we re at **248mW**

assuming
Remember $< 78mV$
we are not in sat.




- Should we increase L ? (keep w/l , drop Power ?)
- Should we check real speed to get I
- Should we calibrate offset and not increase w/l ?

Stop and re think:
Isn't power based on I ,
shouldn't we look at speed first ? For min I




Step 4. Meet speed limits

Speed limit due to front stage.- Model



$$R_p/R_n = \frac{1}{k_p \frac{W}{L} (V_{DD} - V_T)} \parallel \frac{1}{k_n \frac{W}{L} (V_{DD} - V_T)}$$



Cin is so large that Rin is important

Speed limit due to front stage.- Acquisition time



$V_o(t)$ V_{fs}
 $1) V_{in} = V_o (1 - e^{-t/RC})$
 $2) V_{in} + \frac{\Delta}{2} = V_o$
 $3) \Delta = \frac{V_o}{2^{n-1}} \rightarrow \text{Get } \frac{V_{in}}{V_o} = 1 - \frac{1}{2(2^{n-1})}$

Plug into 1. $1 - \frac{1}{(2^n - 1)} \frac{1}{2} = 1 - e^{-t/RC}$


IF $\frac{1}{2^n - 1} \approx \frac{1}{2^n} \Rightarrow t = RC \cdot \ln 2 \cdot (n+1)$

$t = 0.693 RC (n+1)$


OR

$8 \text{ bits} \Rightarrow RC \ln[255 \cdot 2]$

need 6.23 RC's.



$R = R_p // R_n$
 $C = C_T \text{ (ADC)}$



Speed limit due to front stage- Calculation



$$C_{ox} = 6 \text{ fF}/\mu^2, \text{ Take } R = 50 \Omega \text{ (example)}$$

From offset calculations $W/L = 325/0.18$ (did not use 327)

$$C_T = \frac{2}{3} C_{ox} \cdot 255 + C_{\text{routing}} \quad (\text{assume all swt optimistic})$$


$$C_T = 6 \text{ fF} \times 325 \times 0.18 \times 255 \times$$

$$C_T \approx 59.7 \text{ pF}$$

$$t(8b,T) = 6.93 RC = 18.6 \text{ ns}$$

$$\approx \underline{53.7 \text{ MHz}}$$

Disappointing low frequency




Stop and re think:

New buffer to drive low cap ?

Re look at matching – calibrate to reduce C_t ?

Speed limit due to front stage.- view



So 53.7MHz is too fast


But when is the full scale Happen ?

Speed limit: Feed through speed



Signal Feed through

- x who is in SAT ? $C_{gs} = \frac{2}{3} C_{ox}$
- x who is off $C_{gs} = C_{ov}$, C_{ox} to booties C_{ox}
- x who is in Δin ? $C_{gs} = \frac{1}{2} C_{ox}$



Worst case

Mid Ladder. $R/2$, $\frac{C_1 \cdot C_2}{C_1 + C_2} \sim \frac{1}{2} C_{ox}$


IF $\frac{1}{3}$, $\frac{1}{3}$, $\frac{1}{3}$ $\Rightarrow t \equiv RC = \left(\frac{R}{2}\right) \cdot \left[\frac{2}{3} C_{ox} \cdot \frac{1}{3} + \frac{1}{2} C_{ox} \cdot \frac{1}{3}\right]$

SAT off Lim

ϕ

To reach $\frac{1}{2}$ Lsd of 6 bit $\Rightarrow 4.8RC$

ADD big FILTER on Ladder.




$$\frac{V_{mid}}{V_{in}} = \frac{\pi}{4} \cdot f_{in} \cdot R_{ladder} \cdot C$$

Source : Esscirc 2002. Leuven

C total capacitance
Find max input ladder R.
for no effect
on feed through

(After matching calculations
are satisfied).

Example removed feed through effect.





Example: Cap stabilization 5b 1GS.s flash
Source: Esscirc 2006 Helsinki univ, Olli Viitala



Step 5. Spec the needed comparator

Comparator Gain- more in comparator design



need enough gain

① $\Delta V = V_1 - V_2 = \frac{1}{10} \text{ LSB}$


$V_{DD} = 1.8V, n \text{ bit}$

$A_{ol} = \frac{1.8V}{\frac{V_{FS}}{2^n}} \cdot 10 = \frac{18}{\frac{0.5}{2^8}} = 18 \cdot 2^8 = 9216 \approx 79 \text{ dB}$

8 bit } ONE OR 2 STAGES NOT enough

② ϵ SPEED ?

③ Let create a Latch on positive gain



NEED 200mV NOT TO GET can fused!



More details in comparator design



capacitors	Saturation	Linear	Off
C gate to S	<u>$2/3C_{ox}+C_{ov}$</u>	<u>$1/2C_{ox}+C_{ov}$</u>	Cov
C gate to D	Cov	<u>$1/2C_{ox}+C_{ov}$</u>	Cov
C gate to B	0	0	<u>$C_{ox}/C_{cb}+..$</u>

$$HD_2 = \frac{V_{O\omega}C_1R}{2\sqrt{1 + (2\omega C_0R)^2}}$$

Source : Esscirc 2002 Leuven






Step 6. Set the maximum dynamic range

Dynamic Range – Max Vref




Full scale possible



$VFS = 1.8 - 5\% - 0.7 - 0.3 = 0.71V$
 (so we made error assuming 1v)
 In step 2.

VFS limit the ladder full scale
Limit the SNRD \rightarrow VLsb.
Need to be maximized most times


- Limit the Ladder Full Scale
- Limit the SNR
- or? 2 comp type?





Step 7. Clock- jitter requirement set requirements


FLASH CLOCK DISTRIBUTION ERRORS





Step 8. Digital design – can we help the analog ? What can we do there..

Error Correction



**Bubble error look at your neighbour
Won't correct two errors**




**Since nothing worked well ..
(FOM = 17 is high → 10to12 x 248mw / (57e6X255))**

How about other architectures..

Assignment



Why does this circuit reduces capacitance of T/H and help drive the large capacitance of the ADC ?





End lecture 05b