

Welcome to 0510.7720.01 Winter semester 2021 <u>Mixed Signal Electronic Circuits</u>

Instructor: Dr. Miki Moyal

Lecture 01

**1. Course Overview and Requirements** 

2. Review of CMOS Transistors Basics



- Mixed Signal design almost all emphasis on Conversion from Digital to Analog and Analog to Digital domains
- 2. Basic to detail of Analog circuit (transistor level) design of selected Analog blocks

Understanding of problem flavors and solution/s to mixed signal design



Lecture 1: Overview - Analog transistors basics

#### Mixed Signal QUANTIZERS/Circuit design of selected blocks

Lecture 2: ADCs- Basic Theory and Definitions, Jitter Lecture 3: Mismatches and noises in Mixed signal IC circuits. Lecture 4: DAC Architectures Lecture 5: Over sampling Techniques in DACs Lecture 6: ADC- Flash Architectures Lecture 7: SAR ADC and Circuit Design of Comparator for ADCs Lecture 8: High Speed: Pipe lines Lecture 9: Circuit Design of Sample and Hold Lecture 10: Over Sampling ADCs : Sigma Delta - Loops and Architectures Lecture 11: Sigma delta Switch capacitors ADCs

Lecture 13: Advance topics: Time interleaved architecture

#### **Course Overview**

Perquisite:

Knowledge in Linear Circuits design and Feedbacks systems.

**Book Listing:** The link below lists the recommended textbooks for your course in the upcoming academic year.

1) CMOS Integrated Analog-to-Digital and Digital-to-Analog Converters by Rudy van de Plassche, 2<sup>nd</sup> Edition 2003 Kluwer Academic Publishers

2) Oversampling Delta-Sigma Data Converters Theory Design and Simulations. James C. Candy and Gabor C. Temes, 1992 IEEE press Order num. PC0274-1

#### **Book Listing - Option**

Design of Analog Integrated Circuits and Systems, Kenner R. Laker and Willy M.C. Sansen, 1994 McGraw-Hill Series in Electrical and Computer Engineering

#### **Recommended Supplemental Material**:

IEEE Journal of Solid State Circuits and ISSCC from 1990-2020, and Lecture's notes.





Delta-Sigma Data Converters Theory, Design, and Simulation

PRESS

Lect 01



#### **Course Grading:**

Project:40%Homework60 % - 3-4 questions..

#### Class Hours:

Wed. 18:00 – 20:00 10 min break/hr.

Lectures are placed in my site: http://www.gigalogchip.com/lectures.html My whatsapp 0547885707 Email: miki@gigalogchip.com



I will choose 2 to 3 projects ideas for you to work on.

You may under special case bring your idea but it will need to be approved by me.

Area Topics Area Suggestions: ADC (sigma delta, Flash, SAR others)

Delivery : Project:

I will Define spec:

Bits/frequency/Process/voltage range/Power

You will do:

- a) Paper Search: What exists lately at least 3 paper listing.
- b) Architecture Analysis (can be Matlab/AnaLib sim.) show that it works
- c) Mismatch Analysis add imperfections show that it works.
- d) Circuit Simulation/design Take one block contain transistors

# Project suggestions..



# next lecture....



#### 

At the university we have a workstation with Cadence and a general 90nm PDK.

□ Can use Matlab for the project.




## **Example of Mixed Signal systems**

### **Review of CMOS Transistor Basics**

#### **Example of Mixed Signal Systems**

#### Converters




ADC -> DSP -> DAC

- It's a "Language" translator to do work. With fixed known boundary conditions Vinmax and Minimin, maximum frequencies of throughput,
- □ The process burn power, produces inaccuracies, creates bad artifacts- Folding, distortions <u>but allow communications</u> to exists and to be stored.

In this course we will learn how converters works and how those errors are generated. And more precisely why/when we can let the error exists.

UNIVERSIT






output is digital codes.

# Sample at fixed time interval

# TEL AVIU UNIVERSITY

### Example of Mixed Signal systems






# 1. Review of Silicon based passives elements

# **2. Review of CMOS Transistor Basics**





TAU 0510.7720.01/2021

Lect 01



#### <u>**Transistors**</u>: (CMOS in this example)

- ❑ 4 terminal device, mostly 3 terminals are used, the 4<sup>th</sup> is default connection not always.
- □ CMOS works so nice because it is possible to build and repeat it: it is an efficient and dense element (~1.6million/mm<sup>2</sup> in 45nm tech.)
- □ Transistor can change its "function" and become R, C, or a voltage controlled current source(VCCS).
- □ Applying mostly the control voltage to the gate to source voltage.

Key is to understand which control does what!

$$i_{ds}$$
= f(V<sub>gs</sub>, V<sub>ds</sub>, W, L, V<sub>t</sub>, U, C<sub>ox</sub>)



# **CMOS Transistor Basics**




- **Linear Region** A "resistors"
- **Strong Inversion** A current source (v-c-c-s)
- **Moderate Inversion** "transition region"
- **Weak Inversion** A "bipolar device" (Exponential i/v)
- **Off (Accumulation)** Open Switch

### Velocity saturation, and Breakdown regions ! – important in sub um logic devices..!

Example:


A "digital cell" transistors could switch through all those regions


#### **Physical Structure of NMOS / PMOS Transistor**



Source: IEEE & T.H. Lee.


#### A very important part of Mixed Signal is placement and layout of the elements.





Now we have added errors:

Contacts resistance, metal routings and capacitance they can make difference at high frequency and at high currents








#### Technology Enhancement

Enhanced 28nm CMOS with 13 metal layers

3 billion transistors on 588mm<sup>2</sup>

~ 5.million transistors /1mmsquare.

□ Linear Region the Drain current is mobility time electric field (surface)




 $\int_{0}^{L} I_{D} dy = I_{D} L = \int_{0}^{V_{DS}} \mu_{n} C_{ox} W [V_{DS} - V(y) - V_{t}] dV$  Source: IEEE & T.H. Lee.

$$I_{ds} = \mu C_{ox} \left(\frac{W}{L}\right) \left[ \left( V_{gs} - V_{th} \right) \cdot V_{ds} - \frac{1}{2} V_{ds}^{2} \qquad V_{gs} - V_{th} > V_{ds} \right]$$

- In this region electron are attached to the surface creating a conductive surface R which is Vds dependent (for small Vds)
- □ Mobility:

how a charge carriers responds to an induced electric field, the mobility in Silicon MOSFET is roughly 400  $\rm cm^2/Vs$ 







If 
$$V_{gs} - V_{th} < V_{ds}$$
 and  $V_{gs} - V_{th} > \frac{3kT}{q} \sim 78mV$   
Then: 
$$I_D = \frac{\mu \cdot Cox}{2} \cdot \frac{W}{L} (V_{GS} - V_T)^2 = \frac{\beta}{2} (V_{GS} - V_T)^2$$

$$\beta = \mu \cdot C_{ox} \cdot \frac{W}{L}$$

Or we can define  $V_{gs} - V_{th} \equiv V_{sat}$ 

#### □ Strong Inversion region

The inversion channel does not extend all the way to the end "pinched off"

$$I_{d} = \mu C_{ox} \left(\frac{W}{L}\right) \left[ \left( V_{gs} - V_{th} \right) \cdot V_{dsat} - \frac{V_{dsat}^{2}}{2} \right]$$

□ Strong Inversion, large Vds, transistor do not respond to drain movement – Great place to make a current element or to make an amplification... or an ADC, DACs

Mobility in Silicon MOSFET is roughly 400 cm<sup>2</sup>/Vs



# In most design, to keep the transistor in saturation we always watch for Vdsat, and keep in mind that Vdsat is lower than Vds



Then: 
$$Ids = Ido\left(\frac{W}{L}\right)e^{\frac{Vgs}{nKT/q}}$$

#### Keys:

- □ Can happen at any Vds (above ~ 100mv)
- □ Transistor is Very large or has very small current!

 $V_{gs} - V_{th} < \frac{3KT}{q} \sim 78mV \qquad Vds > \frac{4KT}{q}$ 

#### □ Slope: ~70mV per decade of current


Where:

n (sometime k) is called Kappa around 0.7 and represents the coupling of gate to source potential

$$n = \frac{C_{ox}}{C_{ox} + C_{depl}}$$




Moderate Inversion – V <sub>gs</sub> -V <sub>th</sub> ~30-50mV					
Off region	same as Sub threshold (transition place) – V <sub>gs</sub> ~0 leaky region I <sub>dss</sub> and I <sub>gate</sub>				
Mobility saturation	<ul> <li>Large V<sub>gs</sub> - V<sub>th</sub> ~V supply or more.</li> </ul>				
Snap back	<ul> <li>Very large V<sub>ds</sub> exceed supply, a bipolar action</li> </ul>				



#### Inverter example- operate as Large Signal..






Example: <u>In class analysis</u>.. An inverter will switch through all those regions


But in most Analog/Mixed signals most transistors will stay in one region or will switch from Off to one of those region.

Inverter example- operate as small signal=all in sat....










gm~400e-6 is a typ number..



Good (for better understand) to convert the transistor to passive and active elements.





❑ Lets take the saturation region and assume the transistor V<sub>gs</sub>-V<sub>th</sub> does not change a lot. The current is set DC wise but fluctuate as we 'slightly' (small signal), move the Gate voltage.

Its important because the "quality" of the transistor in term of amplifications and output impedance is measured. (ignoring  $g_{msb}$ )

$$V_{gs} - V_{th} < V_{ds}$$

$$I_{ds} = \mu C_{ox} \left(\frac{W}{2L}\right) \left(V_{gs} - V_{th}\right)^{2}$$

$$g_{m} = \frac{\partial I_{ds}}{\partial V_{gs}} = \mu C_{ox} \left(\frac{W}{L}\right) \left(V_{gs} - V_{th}\right)$$

$$g_{m} = \sqrt{2\mu C_{ox} \left(\frac{W}{L}\right) I_{ds}}$$

we want large gm but it cost:
 Squaring the I<sub>ds</sub>.
 Large W and small L – can helps

Tricky: what about V<sub>t</sub>?


$$\Delta I_{ds} = g_m \cdot \Delta V_{gs}$$


#### **Gds=** Small Signal Transistor Parameters:

#### $V_{gs} - V_{th} < V_{ds}$

At a fixed V<sub>gs</sub>, I<sub>ds</sub> is not constant in term of V<sub>ds</sub> (replace sat current equation with- channel modulation)

$$I_{ds} = \mu C_{ox} \left(\frac{W}{2L}\right) \left(V_{gs} - V_{th}\right)^2 + (1 + \lambda V_{ds})$$
$$g_{ds} = \frac{\partial I_{ds}}{\partial V_{ds}} \equiv \frac{1}{r_o}$$
$$g_{ds} = \lambda \cdot \mu C_{ox} \left(\frac{W}{2L}\right) \left(V_{gs} - V_{th}\right)^2 = \lambda \cdot I_{ds}$$






 $g_m$  and  $G_{ds}$ 








# on lecture 2 examples





v<sub>out</sub> = A<sub>v</sub> v<sub>in</sub> Class AB stage

#### Small Signal Transistor Parameters: g<sub>msb</sub>



 $g_{msb}$  (an additional gain path ) Because V<sub>t</sub> changes as a function of source to baulk: ( See V<sub>th</sub> equation)


In many cases to avoid this gain path it is good to tie source to baulk !


$$V_{t} = V_{t0} + \gamma \cdot \left( \sqrt{2 \cdot \phi_{f} + V_{SB}} - \sqrt{2 \cdot \phi_{f}} \right)$$

$$\frac{gmb}{gm} = \frac{\gamma}{2 \cdot \sqrt{2 \cdot \phi_f + V_{SB}}} = \chi$$

$$g_{msb} \equiv \frac{\partial I_{ds}}{\partial V_{sb}} = \eta \cdot g_m$$


 $\eta$  is In the range of 0.2g<sub>m</sub> (every technology has an  $\eta$ )






#### Convince yourself..

Use the small signal model derive the impedance of n channel transistors below.



TEL AVIU UNIVERSITY An Example: Transistor Impedances:


- MOS is a source device you move the drain nothing happen at the source but once you move the source the drain follow with gain!
   In NMOS source potential is lower than the drain And.. You can
- exchange source and drains- symmetrically.



Source: IEEE & T.H. Lee.

Gate impedance in thin gates is not infinite Ig is becoming significant for L below ~ 65nm. (thin oxide) conventional CMOS

#### How g<sub>m</sub> Behaves with at Different Regions




Keys:
 □ g<sub>m</sub> increases faster in weak inversion
 □ In moderate V<sub>ds</sub>=30-80mv - g<sub>m</sub> = ~ I<sub>ds</sub>
 □ Small absolute g<sub>m</sub> - Slow device

$$g_{msat} = \sqrt{2\mu C_{ox} \left(\frac{W}{L}\right) I_{ds}}$$
$$g_{mwk_inv} = \frac{I_{ds}}{KT/q}$$


Gain =>  $-g_m \times r_o$ 

□ Another look is relative  $g_m$  defined as  $g_m/I_{ds}$  (for low I design) But also the "gain" is  $g_m r_o = ~g_m/I_{ds}$ 



UNIVERSITY


### **Capacitor of CMOS**



capacitors	Saturation	Linear	Off	
C gate to S	2/3Cox+Cov	1/2Cox+Cov	Cov	
C gate to D	Cov	1/2Cox+Cov	Cov	
C gate to B	0	0	Cox//Ccb+	
C drain to B C source B	Cj(diode) CJ	Cj Cj	Cj CJ	Voltage dependance




### □ CMOS Model – Never forget the Parasitic Bipolar/diodes !



#### Summary






**Region dependency on Ids** 

#### Summary

#### Saturation

$$I_{ds} = \mu C_{ox} \left(\frac{W}{2L}\right) \left(V_{gs} - V_{th}\right)^2 (1 + \lambda V_{ds})$$



Linear


$$I_{ds} = \mu C_{ox} \left(\frac{W}{L}\right) \left[ \left(V_{gs} - V_{th}\right) \cdot V_{ds} - \frac{1}{2} V_{ds}^2 \quad V_{gs} - V_{th} > V_{ds} \right]$$

#### Sub Threshold

$$Ids = Ido\left(\frac{W}{L}\right)e^{\frac{Vgs}{nKT/q}}$$

"Rule of thumb" : 70mv/decade of I


Now add capacitance according to Mode of operation on table provided



- 2. Can you derive it?
- 3. What is it good for?

UNIVERSITY







# END Lect. 01