



Welcome to  
**046188 Winter semester 2012**  
**Mixed Signal Electronic Circuits**  
Instructor: Dr. M. Moyal

## **Lecture 11- Synthesis, and design..**

### ***Over Sampling ADCs***

*Example of 1 loop design – time continuous*

*Stability of higher loops*

*Switch C building blocks*


*Synthesis Switch C*

*Time continuous - design*


[www.gigalogchip.com](http://www.gigalogchip.com)



## CMOS technology



## Symbols of the MOS transistors




## Intel's 22nm Process. Atom, ARM, Apple

by Paul McLellan

Published on 05-05-2011 06:52 AM

★★★★★

20 Comments



Intel had a big press event yesterday at which they announced details of their 22nm process. In a change from their current processes, it goes with a vertical gate. In fact 3 gates which gives them much better control of leakage through transistors that are switched off, along with more transmission through the on transistors. They claim to get 37% better performance and 50% power reduction compared to 32nm. Although vertical transistors have been talked about for nearly a decade, Intel's tri-gate is the first time anyone has brought them into volume production.


One speculation is whether the performance of Atom at 22nm hits a better power/performance than ARM does at 28nm in TSMC and other foundries. Of course the ATOM vs ARM battle isn't really just about technical specs but rather about ecosystems and partners. The mobile industry in particular are unlikely to suddenly switch everything to Atom for a small increase in battery life because it would be very expensive and risky.

## Why FinFETs?



- FinFETs expected to continue transistor scaling to 7nm


- FinFET fabrication compatible with CMOS process
- FinFETs address scaling challenges faced by bulk CMOS
  - Better channel control with double gates → reduced short-channel effects
  - Improved subthreshold slope
  - Better Ion/Ioff
- Different styles
  - Shorted-gate (SG)
  - Independent-gate (IG)
  - Asymmetric-workfunction SG (ASG)



lid  
id  
om  
d  
so  
eon  
  
iness  
run  
l's  
im the



## Potential calibrations:





## CT Sigma DELTA 1st Order Loop as an example

Objective : To be aware of the many issues of CT design

From Lect. 10, remember:

$$SNR_{\max} = 10 \log \left[ \frac{3}{2} (2^B - 1)^2 \frac{(2L + 1) M^{2L + 1}}{\pi^{2L}} \right]$$


$M = \frac{f_s}{2f_B} = \text{Oversampling Ratio}$

$L = \text{Modulator Order}$

$B = \text{Internal Quantizer Resolution}$



## Development of SD ADC



Design "spec"

For 84dB SNR

For input pk signal 500 mV

For BW=8 KHz

### STEP 1 : SNR: Setting Clock Speed: (OSR) and inventory:

Let choose: One loop – Perfect linearity  
 1 bit DAC  $V_{ref}/R_f$   
 1 Comparator 200uA – 3ma (very fast)  
 1 Integrator 100uA – 2ma (very fast)  
 References and clock signals 500uA  
 Needed: DSP (Decimation filters)

**SNR:**

87db-6db(1bit) /9db/oct=9 octaves !

**Clock: 16KHz x 512 = 8.192MHz**



$$\text{Loop Gain} = H_1(s) \cdot H_2(s) = \frac{1}{s \cdot T_{clk}} \cdot H_2(s)$$

$$H_2(s) = ? \quad \text{DELAY} \sim \frac{1}{2} \text{clk OR MORE} + \text{op}_2(\text{BW})$$

IF OSR SMALL DELAY =  $|e^{-sT_s}| \Rightarrow \text{gain} = 1$   
 phase =

could be a problem.

## STEP 2

Stability issue

Fscale setting

Needed Integrator BW

FOR  $V_{in} = V_x \cdot \sin \omega t$

$$\frac{2V_x}{R_i} = \frac{2V_{REF}}{R_F} \cdot d \quad d \sim 0.75 \quad (\text{no } 100\% \text{ duty cycle})$$

NOISE SOURCES  $\left. \begin{matrix} R_i, V_{REF} \\ R_F, V_{op} \end{matrix} \right\}$

SPEED/BW  $\Rightarrow$  SET  $\frac{1}{R_{SC}} @ \phi \gg \text{BW needed by } V_{in}$



## STEP 3 : Noise sources finding Rin and C

For 84dB SNR ( quantization + Thermal Noises ) linearities=0)

For input pk signal 500 mV

For BW=8 KHz – phone: codec voice applications..

Input resistor should be as low as possible  
but also as large as possible (lower I dac, Low C, )

The maximum resistor is set by:

Calculation of thermal noise to achieve 12dB higher SNR (96dB)  
( i.e., 10db added to 84dB will drop total SNR by ~ 1dB to 83dB)

### Calculate Noise due to Rf and Ri

For signal input of

400mV: 96dB down from (1:65,536) = 6.1035uV ( in 8 KHz)

Per sqrtHz=> 6.1035/89.44 ~ 68 nV

For each of the 2 resistors: /1.414 ( Rdac=Rin) = 48 nV/sqrtHz ( room T)

If 1K has 4.09nV/sqrtHz

**R= 137 K ohm** ( will produce ~48nV/sqrtHz : 4.09 x sqrt(137))

I dac = 0.5/137000 ~ 3.6uA ( forgot to take temp in 4kT..)


### Finding C:

For 8 KHz setting the op BW it ~2.5 time 8 KHz = **need 68pF !**

### STEP 3

Find R and C

# ADC time continue – more options multi loop..



Key: add 0 to the loop



[54] TIME CONTINUOUS, DIFFERENTIAL ANALOG-TO-DIGITAL CONVERTER

[75] Inventor: Miki Z. Moyal, Austin, Tex.

[73] Assignee: Advanced Micro Devices, Inc., Sunnyvale, Calif.

what do we gain?  $\sim 6 \frac{dB}{bit}$

but it won't work (probably)  
 $DAC(p) = \frac{S^{m-x}}{x} \Rightarrow$  second pole.



$1.5 T_s < R C < 2 T_s$   
 $\Delta \omega \phi \rightarrow T_s$

much better.






Note: Beyond this lecture but. Remember..

ADD made of 1 loop can be sensitive to “tone spikes”  
( dithering is needed)- it take long fix sequence..  
( nice feature: SD “like” noisy environment..)

Slew rate and amplifier performance should be evaluated

Feedback C ( add R to compensate for loop DAC ~integrator  
And simulate best values).



2 loops: Were to open the loop ?

$$(noise = 0): \frac{out}{in} = \frac{H_1 H_2}{1 + H_2 + H_1 H_2}$$

$$(in = 0): \frac{out}{noise} = \frac{1}{1 + H_2 + H_1 H_2}$$

# Stability of higher order loop – 2<sup>nd</sup> order..



## TRANSFER FUNCTION RC POSITIONING Pole 1=1MHz pole2=2MHz

2<sup>nd</sup> order SD  $A_0(p)$

(Loop gain)

$$V_o = -V_i H_1 \cdot H_2 - V_i H_2$$

$$V_o = -V_i (H_1 \cdot H_2 + H_2)$$

$$\frac{V_o}{V_i} = -H_2 (1 + H_1)$$

$$\frac{V_o}{V_i} = -\frac{1}{sC_2 R_2} \left(1 + \frac{1}{sC_1 R_1}\right)$$

$$\frac{V_o}{V_i} = -\frac{sC_1 R_1 + 1}{s^2 C_2 C_1 R_2 R_1}$$

$H_1, H_2$  WITH OPAMP

$$\frac{V_i - V_x}{R} = \frac{V_x - V_o}{\frac{1}{sC}}$$

$$V_o = -AV_x$$

$$\frac{V_i}{R} = -V_o sC + V_x \left(sC + \frac{1}{R}\right)$$

$$\frac{V_i}{R} = -V_o sCR + \frac{1}{A} (HSCR)$$

$$\frac{V_o}{V_i} = -\frac{A_0}{sCR(1+A_0) + 1}$$

40 dB/dec  
20  
 $\frac{L}{2\pi RC, R_1}$   
 $\phi > 40^\circ$   
PM  
conditionally stable

2 gain margins....

order SD

first loop integrator      second loop integrator

integrator values :  $C_1 := 31.4 \cdot 10^{-12}$      $R_1 := 5 \cdot 10^3$      $C_2 := 15.7 \cdot 10^{-12}$      $R_2 := 5 \cdot 10^3$




1st integrator     $f_1 := \frac{1}{2 \cdot \pi (R_1 \cdot C_1)}$      $f_1 = 1.014 \times 10^4$

2nd integrator     $f_2 := \frac{1}{2 \cdot \pi (R_2 \cdot C_2)}$      $f_2 = 2.027 \times 10^4$

$$H2(s) := 1 - \frac{1}{s(R_2 \cdot C_2)} \quad H1(s) := 1 - \frac{1}{s(R_1 \cdot C_1)}$$

T.F.     $\frac{((H1(s) \cdot H2(s)))}{1 + (H2(s)) + ((H1(s) \cdot H2(s)))}$

$f := 100, 2000.. 10000000 \quad d(f) := 2 \cdot \pi \cdot f \cdot t$



Key: PM from here..




	first loop integrator		second loop integrator	
integrator values :	$C_1 := 31.4 \cdot 10^{-12}$	$R_1 := 5 \cdot 10^3$	$C_2 := 15.7 \cdot 10^{-12}$	$R_2 := 5 \cdot 10^3$
1st integrator	$f_1 := \frac{1}{2 \cdot \pi (R_1 \cdot C_1)}$		+	$f_1 = 1.014 \times 10^4$
2nd integrator	$f_2 := \frac{1}{2 \cdot \pi (R_2 \cdot C_2)}$			$f_2 = 2.027 \times 10^4$
	$H22(s) := 1 \frac{1}{s \cdot (R_2 \cdot C_2)}$			$H11(s) := 1 \frac{1}{s \cdot (R_1 \cdot C_1)}$

T.F

$$\frac{((H11(s) \cdot H22(s)))}{1 + (H22(s)) + ((H11(s) \cdot H22(s)))}$$

$$f := 100,2000..10000000 \quad s(f) := 2 \cdot \pi \cdot f \cdot i$$



# Example: Stability “Wrong positioning”



Pole1~ 1MHz  
Pole2~1MHz

Pole1~ 1MHz  
Pole2~ 0.2MHz

first loop integrator      second loop integrator

integaor values :  $C_1 := 31.4 \cdot 10^{-12}$     $R_1 := 5 \cdot 10^3$     $C_2 := 31.40 \cdot 10^{-12}$     $R_2 := 5 \cdot 10^3$

1st integrator       $f_1 := \frac{1}{2 \cdot \pi (R_1 \cdot C_1)}$        $f_1 = 1.014 \times 10^4$

2nd integrator       $f_2 := \frac{1}{2 \cdot \pi (R_2 \cdot C_2)}$        $f_2 = 1.014 \times 10^4$

$H22(s) := 1 \frac{1}{s(R_2 \cdot C_2)}$        $H11(s) := 1 \frac{1}{s(R_1 \cdot C_1)}$

T.F       $\dots \frac{((H11(s) \cdot H22(s)))}{1 + (H22(s)) + ((H11(s) \cdot H22(s)))}$

first loop integrator      second loop integrator



integaor values :  $C_1 := 31.4 \cdot 10^{-12}$     $R_1 := 5 \cdot 10^3$     $C_2 := 157 \cdot 10^{-12}$     $R_2 := 5 \cdot 10^3$

1st integrator       $f_1 := \frac{1}{2 \cdot \pi (R_1 \cdot C_1)}$        $f_1 = 1.014 \times 10^4$

2nd integrator       $f_2 := \frac{1}{2 \cdot \pi (R_2 \cdot C_2)}$        $f_2 = 2.027 \times 10^5$


$H22(s) := 1 \frac{1}{s(R_2 \cdot C_2)}$        $H11(s) := 1 \frac{1}{s(R_1 \cdot C_1)}$

T.F       $\dots \frac{((H11(s) \cdot H22(s)))}{1 + (H22(s)) + ((H11(s) \cdot H22(s)))}$



## Example: Stability noe in z domain..






- Each H is an integrator with delay:
- In Ideal Integrator  $\alpha=1$
- Transfer functions are:

$$(noise = 0): \frac{out}{in} = \frac{H_1 H_2}{1 + H_2 + H_1 H_2} \neq -1$$

$$(in = 0): \frac{out}{noise} = \frac{1}{1 + H_2 + H_1 H_2} \neq -1$$


$$H_{ol} = H_2 + H_1 H_2 = k_2 \cdot \frac{Z - (\alpha - k_1)}{(Z - \alpha)^2}$$






## Stability Vs. $k_1, k_2$ ( $\alpha=1$ )

- Constant  $k_2$  varying  $k_1$
- Smaller  $k_1$  increases phase margin noticeably



- Constant  $k_1$  varying  $k_2$
- The phase is constant
- Higher  $k_2$  increases phase margin noticeably



$$Hol = k_2 \cdot \frac{Z - (\alpha - k_1)}{(Z - \alpha)^2}$$









Stability Vs.  $k_1, k_2$  ( $\alpha=1 \cdot 10^{-3}$ )

- Constant  $k_2$  varying  $k_1$
- Smaller  $k_1$  increases phase margin noticeably

- Constant  $k_1$  varying  $k_2$
- The phase is constant
- Higher  $k_2$  increases phase margin noticeably



$$Hol = k_2 \cdot \frac{Z - (\alpha - k_1)}{(Z - \alpha)^2}$$






- $\alpha$  has neglectable affect on the Gain-margin and Phase-margin
- The gain margin is always the gain at  $F_s/2$
- i.e.  $k_1=1/5$   $k_2=2/5$   $G_m=15\text{dB}$   $P_m=50^\circ$




The example cont.

- $k_1=1/5$   $k_2=2/5$   
Gm=15dB  
Pm=50°





USE SWITCH C ITS EASIER FOR K'S




Bad news...: K1,K2,K3...reduces SNR by their product..  
 Good news system is stable.

Expand on lect. 10 to figure SNR:



$$SNR_{p/c} = [2^B - 1]^2 \cdot (2^{n+1}) \left(\frac{R}{\pi}\right)^{2(n+1)} \cdot a_0 \cdot a_1 \cdot a_2 \left(\frac{3\pi}{2}\right) \cdot V$$

B=number of bits, R =OSR, n=loops, a0=K1..

# Ideal Transfer function basic switch C:



$$V_o/V_i = H = (-C_1/C_2) / (1 - Z)^{-1}$$



$$R \approx \left[\frac{C_1}{T}\right]^{-1}, C = C_2$$

$$f(bw) = (C_1/C_2) / (T_s \times 2\pi)$$

Big advantage: process indep.


Non Idealities:  
With Open loop A is finite

$$V_o/V_i = H = (-C_1/C_2)L / (1 - (1 - (C_1/AC_2))Z^{-1})$$

$$L = 1 - 1/A - (C_1/AC_2)$$




## SWITCH C OPTIONS: INVERTING AND NON INVERTING



KEY: in SC WE CAN SUBSTRACT BY PLACING THE PHASE TIMING  
( no need for inverting amplifiers)

# Building the basic switch C SD and dac





## EXAMPLE:

### Analysis of a Switch C Sigma Delta Second order



Analyze this second order SD

How does it works?

What is the potential SNR ? , Noise in ? max input signal BW ?



# Example: Given schematic and ckt parameters



What's going on ?

Given only :

Clock rate =>  $f_{ck} = 62 \text{ KHz}$  ,  $V_{sigpk} = 0.2 \text{ V}$

$C_1 = 100 \text{ ff}$  ,  $C_3 = 100 \text{ ff}$

$C_2 = 1 \text{ pf}$       $C_4 = 0.5 \text{ pF}$       $op: gm = 100e-6 \text{ 1/ohm}$



Identify loop order  
Identify bit order  
Calculate integrator time constant values  
Calculate  $K_s$  – Stability issues  
Estimate max BW and potential maximum OSR  
Estimate effective number of bits, and SNR ( quantization )  
Calculate noise sources (caps, Reference, devices)



## DESIGN in class

③  $R_1 = \frac{T_s}{C_1}$

$BW = \frac{f_s}{2\pi \cdot \frac{C_1}{C_2}}$

$R_1 \approx 156 \text{ M}\Omega$  equiv

$R_2 \approx R_1 = 156 \text{ M}\Omega$  equiv

---

$BW_1 \approx 1 \text{ kHz}$

$BW_2 \approx 25 \text{ kHz}$

$k_1 = 0.1$

$k_2 = 0.25$



STB

$$\Delta SN = \frac{64}{2 \times 110} = 32 \text{ dB}$$

2.5 → 5 octaves

STB. 0dB      1b  
↓                    ↓

$$\underbrace{15 \text{ dB}}_{\text{over } 110} + \underbrace{6 \text{ dB}}_{\text{over } 110} = \underbrace{0.25}_{-32} \times \underbrace{0.75}_{-2.5 \text{ dB}}$$

IF ≈ 60 V<sub>pk</sub> SIN

Sig → 200mV

⇒

$$20 \log \frac{V}{\frac{b}{\sqrt{12}}} = 60 \rightarrow \frac{b}{\sqrt{12}} = \frac{0.2}{1000}$$

$$n. \text{ Density} = 20 \frac{\text{mV}}{\sqrt{12}}$$

$$b = 0.69 \text{ mV}$$

cap noise

$$1 \text{ pF} \rightarrow 64 \mu\text{V} \rightarrow \sqrt{\frac{110}{C}}$$

diff stage. C<sub>i</sub> = 200pF      2.23

$$V = V_{1 \text{ pF}} \left(\frac{1}{\sqrt{5}}\right)^{-1} = 64 \mu\text{V} \cdot \sqrt{5} \text{ pF} = 143 \mu\text{V}$$

$$V_{\text{in Band}} \Rightarrow \frac{143 \mu\text{V}}{\sqrt{\frac{110}{64}}} = \frac{143}{8} \approx 17.875 \mu\text{V}$$

$$V_{\text{in cap}} = 17.875 \mu\text{V}$$

60 dB



CUT NOISE  $\frac{1}{g_m} = 10k$  (7)

$V_n^2 = 4kTR$   
 $I = g_m^2 \cdot \Delta V^2$   
 $I = 4kT \frac{2}{3} \cdot \frac{g_{mP}}{3g_{mN}}$

$$V_n = \sqrt{V_1^2 + \frac{V_2^2}{g_{mN}^2 R_o^2} + \frac{I_p^2 \cdot R_o^2}{g_{mN}^2 R_o^2} \dots}$$

$$= \sqrt{4kT \left( \frac{2}{3g_{mN}} \right) + \frac{4kT \frac{2}{3g_{mP}}}{g_{mN}^2 R_o^2} + \frac{4kT \frac{2}{3} g_{mP}}{g_{mN}^2}}$$

$$= \sqrt{4kT \frac{2}{3g_{mN}} + 4kT \left( \frac{g_{mP}}{g_{mN}} \right) \cdot \frac{2}{3g_{mN}} + \dots}$$

$V_n \approx \sqrt{1.3 \cdot (4kT \frac{2}{3g_{mP}})} = \frac{\sqrt{1.3}}{1.14} \cdot \frac{6kT}{1.14} \approx 4.09 \frac{nV}{\sqrt{Hz}} \cdot 3 = 12 \frac{nV}{\sqrt{Hz}}$


$V_{TOTop} = 12 \cdot \sqrt{1k} = 379 \mu V = 0.38 \mu V$

noise  $V_{FS} = 14 \mu V$   
 $g_m$  is overkill!  $\Leftarrow$   $V_{TOTop} = 0.38 \mu V$

# Design 3<sup>rd</sup> order Switch C and CT ADC



- ① want Low/Lowest power
- ② want ~ 14 b CONVERTER 84dB PkSNR
- ③ Sigma Delta ADC




Want signal=1.1MHz!  
Want 84dB (ADSL)

Design in both: TC and SC.  
Because some parameters are easier to calculate in TC some in SC


Given, Can't change

- A) Technology → let go with CMOS  
0.35μ, 3.3V
- B) Input Full scale →  $V_{FS} = 0.5V$
- C) Clock → can decide but 20-60 MHz



LET'S GO WITH ~ MAX 52.8 MHz

\* SNR, Loop, → SET IT BUT DEM! DOES > 16! act ~ 10-11



choice

LESS POWER  
LESS Loops  
LESS FLASH comp

- 1 Loop → NO (can't meet snr)
- 2 Loop → no can't meet snr
- 3 Loop → YES
- 2-2 MASH → TO MANY CRT'S
- 2-1 MASH → ~||~

FLASH &  
DAC

- 1 b → only 6db gain snr → NO
- 2 b → only 12db gain snr → NO
- 3 b } NEED TO CALCULATE → GOOD
- 4 b } ~~GOOD~~
- 5 b → 2<sup>5</sup> comp, 2<sup>5</sup> DAC; TOO MUCH/OFFSET → NO

$Z^x = 24$

with OSR 24 ⇒ 4.58 octaves.  
~ 21 dB/oct



Let go with

3<sup>RD</sup> ORDER, ΔΣ, 4-bit quantizer



CONSTRUCTION of 84 dB Low power.  
SD 2.2 Mb/s (1.1 MHz)

EXAMPLE








NEXT CALCULATE  $k_1, k_2, k_3$  (5)

USE SWITCH C ITS EASIER FOR  $k$ 'S



1<sup>ST</sup> INTEGRATOR  $\Phi$  CROSSING IS THE CLOSEST POLE OF THE T.F  $\gg 1.1 \text{ MHz}$



OR WE WON'T PASS SIGNALS.

(\*) I TAKE  $2.5 \text{ MHz}$  (Twice,)  
 TOO FAR ~~WILL FORCE~~ WILL FORCE OTHER  $k$ 'S TO GO UP.  
 TOO CLOSE IS ATTENUATION  
 & MORE IMPORTANT  $\circ$  CLIPPING



$$P_1 = \frac{1}{2\pi \cdot R \cdot C} = \frac{1 \cdot C_i}{2\pi \cdot C_f \cdot T_s}$$

$$P_1 = \frac{k_1 \cdot V}{2\pi \cdot \omega_1} f_s, \quad f_s = 52.8 \text{ MHz}, \quad f_1 = 2.5 \text{ MHz}$$

$$k_1 = \frac{2.5}{52.8} \cdot 2\pi \approx \underline{\underline{0.3}}$$

$f_2 \Rightarrow$  should be  $\sim 2.5 f_1$

$f_3 \Rightarrow$  should be  $\sim 2.5 f_2$

$$\Rightarrow f_1 = 2.5 \text{ MHz} \rightarrow k_1 = 0.3$$

$$f_2 = 6.25 \text{ MHz} \rightarrow k_2 = 0.75$$

$$f_3 = 15.625 \text{ MHz} \rightarrow k_3 = 1.875$$

Stability analysis, with number of bits (4)  
noise TF can optimize the value  $\pm 20\%$   
of the range!

In CT  
BW of last op need to  
be large.

⑥


CALCULATE SNR

⑦

$$\begin{aligned} \beta = \text{DAC bits} &= 4 & a_0 = k_1 &= 0.3 \\ R = \text{OSR} &= 24 & a_1 = k_2 &= 0.875 \\ N = \text{ADC ORDER} &= 3 & a_2 = k_3 &= 1.875 \\ \text{OVERLOAD } V &\approx 0.75 \end{aligned}$$

$$\begin{aligned} \text{SNR}_{\text{PLL}} &= [2^{\beta} - 1]^2 \cdot (2N+1) \left(\frac{R}{\pi}\right)^{2N+1} \cdot a_0 \cdot a_1 \cdot a_2 \left(\frac{3\pi}{2}\right) \cdot V \\ \text{SNR} &= 10 \lg [2^4 - 1]^2 \cdot (2 \cdot 3 + 1) \left(\frac{24}{\pi}\right)^{2 \cdot 3 + 1} \cdot 0.3 \cdot 0.875 \cdot 1.875 \\ &= 10 \lg [225 \cdot 7 \cdot \left(\frac{24}{\pi}\right)^7 \cdot 0.369] = \underline{\underline{89.45 \text{ dB}}} \end{aligned}$$

**Not bad we want 84  
so we have some margin !**



SET THE INTEGRATION VALUES (2.3 MAX BW)


1st Int <sub>3</sub> 2nd 3rd	1st SETTING	$R_1 C_1 \Rightarrow 2.0 \text{ MHz} \leftarrow = \frac{1}{2\pi \cdot 2.6} = 67 \text{ ns}$	
		$R_2 C_2 \Rightarrow 4.76 \text{ MHz}$	$= 36.87 \text{ ns}$
		$R_3 C_3 \Rightarrow 17 \text{ MHz}$	$= 10.32 \text{ ns}$


"FACTORS ARE" 2.36  
 above 1.1  
 1.83  
 2.6  
 3.57

$$\begin{aligned}
 R_1 C_1 &= 67 \text{ ns} \\
 R_2 C_2 &= 37 \text{ ns} \\
 R_3 C_3 &= 10 \text{ ns}
 \end{aligned}$$

MAX  $R_1$  = SET the noise  $\rightarrow \frac{0.5V}{196dB} \frac{1}{\sqrt{1.1 \cdot 1.1}} \rightarrow 29 \text{ nV}/\sqrt{\text{Hz}} \rightarrow 25 \text{ k} \rightarrow \text{use } 6 \text{ k}$

MIN  $C_3$  = AS SMALL AS POSSIBLE ~ BUT COMBINED 2-4 PF





$$\sum C_{i1}/C_{F1} \quad \sum C_{i2}/C_{F2} \quad \sum C_{i3}/C_{F3}$$

① FROM BW/stage &  $T_s$  Find

$$BW = \frac{1}{2\pi C_F} \cdot \frac{1}{T_s}$$

$$K_{FACTOR} = \frac{\sum C_{i1}}{C_{F1}} = \frac{2.6 \cdot 2\pi}{52}, \quad \frac{4.76 \cdot 2\pi}{52}, \quad \frac{17.2\pi}{52}$$

$$\sim \frac{16}{52}, \quad \frac{16}{28}, \quad \frac{16}{8}$$

$$C_i \Rightarrow \text{Min} \rightarrow \sqrt{\frac{16}{2C_{F1} T_s}} \rightarrow 20\text{pF}$$





**End    Lecture 11**

[www.gigalogchip.com](http://www.gigalogchip.com)