TELAVIU

Welcome to 0510.7720.01 Winter semester 2021 <u>Mixed Signal Electronic Circuits</u> Instructor: Dr. M. Moyal





□ Sigma Delta – System Non Nyquist Converters

U Why Over sample

□ Basic Loops, Z transform

□ Noise Transfer

□ Multi-Loops

Multi Bit Multi Loops

SD- Location in the ADCs- >2002







Lecture 9 ADC's 'before 2002'







Main Old Reason – Linearity is Infinite!

Why?

Quantization Errors in Over Sampling ADCs



Quantization Noise

Nyquist vs Over-sampling Operation



 Σ -Delta architectures use oversampling; Normally, pipeline architectures do not

Trading Digitizing Rate for Bits to Get Equal Quantization Noise in a Fixed Band

SNR Increase $\gg f(10\log \frac{f_{s1}}{f_{s2}})$

 $2x \gg 10 \log 2 = 3 dB$



When the noise is shaped equally (quantization noise) 2 x fs – Half noise power increase in SNR by 3dB 4 x fs – Same as 1 bit performance increase N x fs – 10log(n) increase in performance

Example:

Use 8 bit converter over sample by 16 get 10 bit SNR

But is it the best we can do?

Poor return on investment (clock frequency increased - if noise spread equally)



Can we shape the noise in band ?

Can we shape the noise ?





We may need analog filter..

Noise Shaping – Shape the Quantization Noise Differently





We will need digital filter..

<u>Additional why's...</u> Sigma Delta Converter "love digital noise"..



Anti-alias filter relaxed
No S/H – Reduced analog block requirements
Easy re-design for new technology
Low Voltage design
Low power- Good FOM
Fewer DAC bits

DONT FORGET WE CAN GET INFINITE LINEARITY ! But... Need much faster sampling clock

Relaxed Input Filter











Example Simulation



Example 2 - Multi bit SD – ADC

Time domain multi bit over sample converter (converting digital bits to levels..)





NEXT :

□ Analyze SD Structures, Review few Loops and..

□ How to Calculate Loop Quality: SNR



Can be 1 comparator (covered Lecture 8 Can be set of comparators- Flash ADCs

Vout/Vin = H/1 + H

if H (v. large) goes to infinite T.F = 1



Noise (quant) TF

Vout/Vin = 1/1 + H

UNIVERSITY



Let's assume its good to use an integrator in the loop

- SD can be implemented using time continuous filters (integrators) but also using switch capacitor- discrete time..
- □ For further study of SD, I will switch back and force from time domain to Discrete domain- some calculations are easier to explain in one domain or the other.



So lets switch no analog domain..

Look first at analog sigma delta simple 1 loop







TAU 0510.7720.01/2021

TEL AUIU UNIVERSITY

Detail design example in lect11





SD - Noise analysis vs. Loop order

Now lets switch to discrete time...



3) Take Laplace Transform of
$$f^*(t) = F^*(s) = \sum_{k=0}^{\infty} f(kT)e^{-kT}$$

4) Replace S by
$$\frac{1}{T} ln(Z)$$

If $Z \triangleq e^{Ts} = e^{j\omega T} \gg F(Z) = Z[f(f)] \triangleq F^*(s) \int_{s=\frac{1}{T}lnZ} = \sum_{k=0}^{\infty} f(kT)Z^{-k}$

Transfer to distinct values - X(nT)

Differences eq. can be easily described: Y(n) = X(n-1) + Y(n-1)





Quick Overview at Z Domain				
f(t)	F(s)	F(z)	$s = \frac{1}{T} \ln Z$	
$\delta(t)$	1	1		
<i>u</i> (<i>t</i>)	$\frac{1}{s}$	$\frac{1}{1-z^{-1}}$	Integrat Most Import	or: for SD
t	$\frac{1}{s^2}$	$T\frac{z}{(z-1)^2}$		<i>j</i> 01 02
t^2	$\frac{2}{s^3}$	$T\frac{z(z+1)}{(z-1)^3}$		
e^{-at}	$\frac{1}{s+a}$	$\frac{Z}{Z-e^{-aT}}$		
$1-e^{at}$	$\frac{a}{s(s+a)}$	$\frac{z(1-e^{aT})}{(z-1)(z-e^{aT})}$		
a^t	$\frac{1}{s-lna}$	$\frac{z}{z-a}$		

$$X(z) \rightarrow Z^{-m} \rightarrow Y(z) = Z^{-m} \times X(z)$$
$$X(k-m) \xrightarrow{Z} Z^{-m} \times X(z)$$
$$a^{k} X(k) \xrightarrow{Z} X\left(\frac{z}{a}\right)$$
$$K X(k) \xrightarrow{Z} - Z \frac{dx(z)}{dz} \{k < 0; X(k) \neq 0\}$$

 $X(k) \xrightarrow{Z} X(z)$

From Z to Difference Equations

TAU 0510.7720.01/2021

Z Domain Basics



$$\begin{array}{cccc} X(z) & & & & & \\ \hline X(z) & & & & \\ & & & & \\ & & & \\ & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\$$

Given $\times [k]$, $\gamma [k]$, which are all zero for k < 0. Then: $\times [k] \xrightarrow{2} X(z)$ $\gamma [k] \xrightarrow{2} Y(z)$

and:

$$a \cdot x[k] + b \cdot y[k] \xrightarrow{2} a \cdot X(2) + b \cdot Y(2)$$

"Hultiplication by ak" Property.
Given x[k] where x[k]=0 for k<0 and a=constant
Given x[k] where x[k]=0 for k<0 and a=constant

$$a^{k} \cdot x[k] \xrightarrow{2} X(\frac{2}{a}) \xrightarrow{2} corresponds to
scaling by a
in the 2-domain.$$

$$\frac{\text{"Multiplication with k" Property}}{\text{Given } \times [k] = 0 \text{ for } k < 0$$

Then:
$$\frac{k \cdot \times [k]}{k \cdot \times [k]} \xrightarrow{2} -2 \cdot \frac{d \times (2)}{d^{2}}$$

From "z" to difference equations





Discrete time integrator

$$H = \frac{Z^{-1}}{1 - Z^{-1}}$$

Differences eq: Y(n) = X(n-1) + Y(n-1)



Now one more time switch to analog but compare to discrete—

But I want to look also at time domain not only s domain...

Lets look at sd integrator





Next lets build the switch C discrete SD and calculate SNR

Build the SD: Lets put the Integrator in the Loop/s









$$Y(z) = z^{-1}X(z) + (1 - z^{-1})E(z)$$

$$Y(z) = H_x(z)X(z) + H_e(z)E(z)$$

with
$$H_x(z) = z^{-1}$$
 and $H_{\theta}(z) = (1 - z^{-1})$

in discrete time domain (n)

$$y[n] = x[n-1] + e[n] - e[n-1]$$

output is delayed input and High passed the error e.







HOW TO CALCULATE LOOP SNR

$$Y(z) = z^{-1}X(z) + (1 - z^{-1})E(z)$$
$$Y(z) = H_x(z)X(z) + H_e(z)E(z)$$
with $H_x(z) = z^{-1}$ and $H_e(z) = (1 - z^{-1})$

For *DC* values, the noise transfer function is zero, thereby exactly producing X(z). The shaping function, $1 - z_{sT_s}^{-1}$, is analyzed using the transformation from the z domain to the s domain given by: $Z = e^{sT_s} = e^{y_s}$, where T_s is the sampling rate. The magnitude of the shaping function on e(z) is written as $\begin{bmatrix} 1 - z^{-1} \end{bmatrix}$, and is calculated as

$$: \left| 1 - e^{-jwT_s} \right| = \sqrt{[1 - \cos(wT_s) + j\sin(wT_s)][1 - \cos(wT_s) - j\sin wT_s]}$$
(5.18)

Combining the geometric terms of Eq. (5.18) yields,

$$|NTF(f)| = \sqrt{2 - 2\cos(2\pi fT_s)}$$
 (5.19)

For a first order noise shaper, the noise power level improvement between any two frequencies, f and 2f is given by squaring and integrating Eq. (5.19) from f to 2f

$$\int_{f}^{2f} NTF(f) \, df = 2 - \frac{2\sin(2\pi T_s)}{2\pi T_s} = 8.8 \, \text{dB/octave}$$
(5.20)

Uniform Distribution of Noise- no integraator--- old case..from last lectures..



The noise density power spectra density is

A.

$$\sigma_e^2 = \frac{\Delta^2}{12} = \frac{1}{12} \left(\frac{2V}{2^N - 1}\right)^2 \cong \frac{1}{12} \left(\frac{2V}{2^N}\right)^2$$

$$SNR = 10\log\left(\frac{\sigma_x^2}{\sigma_e^2}\right)$$

$$\mathsf{V}(f) = \frac{\Delta^2}{12} * \frac{1}{fs}$$

$$\sigma_{ey}^{2} = \int_{-\hbar}^{\hbar} P_{ey}(f) df = 2 \int_{0}^{\hbar} P_{ey}(f) df = \int_{0}^{\hbar} \frac{2\sigma_{e}^{2}}{fs} df = \sigma_{e}^{2} \left(\frac{2fb}{fs}\right)$$
$$M = \frac{fs}{2fb} \text{ is called the OverSampling Ratio (OSR)}$$

noise improvements: 3 dB/ octave

SNR Calculations for 1st order SD with Integrator in the loop





$$Y(z) = z^{-1}X(z) + (1 - z^{-1})E(z)$$
$$Y(z) = H_x(z)X(z) + H_e(z)E(z)$$

with
$$H_x(z) = z^{-1}$$
 and $H_{\varphi}(z) = (1 - z^{-1})$

SNR calculations Z= exp (ST) Look only at the magnitude

$$\sigma_{ey}^{2} = \int_{-tb}^{tb} P_{ey}(f) df = 2 \int_{0}^{tb} P_{ey}(f) df = \int_{0}^{tb} P_{e}(f) |H_{e}(f)|^{2} df = \int_{0}^{tb} \frac{\sigma_{e}^{2}}{fs} |1 - e^{-jwt}|^{2} df$$

$$\sigma_{ey}^{2} = \sigma_{e}^{2} \frac{\pi^{2}}{3} \left(\frac{2fb}{fs}\right)^{3}$$



$$SNR = 10 \log(\sigma_x^2) - 10 \log(\sigma_e^2) - 10 \log(\frac{\pi^2}{3}) + 9.03r$$

~9db/ octave : doubling the sampling frequency reference to twice the maximum signal BW.

Remember DAC and ADC in the loop makes the delta LSB noise 6.02 x number of bits

SNR for 2nd order SD with Integrator in the Loop







 $Y(z) = z^{-1}X(z) + (1 - z^{-1})^2 E(z)$

$$Y(z) = H_x(z)X(z) + H_e(z)E(z)$$

with $H_x(z) = z^{-1}$ and $H_p(z) = (1 - z^{-1})^2$

UNIVERSITY

Cont: SNR for 2nd order SD with Integrator in the loop

$$y[n] = x[n-1] + e[n] - 2e[n-1] + e[n-2]$$

$$\sigma_{ey}^{2} = \int_{-\pi b}^{\pi b} P_{ey}(f) df = 2 \int_{0}^{\pi b} P_{ey}(f) df = \int_{0}^{\pi b} P_{e}(f) |H_{e}(f)|^{2} df = \int_{0}^{\pi b} \frac{\sigma_{e}^{2}}{fs} |1 - 2e^{-j\omega\tau} + e^{-j2\omega\tau}|^{2} df$$
$$\sigma_{ey}^{2} = \sigma_{e}^{2} \frac{\pi^{4}}{5} \left(\frac{2fb}{fs}\right)^{5}$$

if r is the number of octaves

$$SNR = 10 \log(\sigma_x^2) - 10 \log(\sigma_e^2) - 10 \log(\frac{\pi^4}{5}) + 15.05r$$

For every doubling of the OSR, SNR improves by 15dB







(1 - 1/Z) for Multi Loop



Source : miki thesis

The advantage of the NS is that the noise is spread out to the higher frequencies to a location where the signal band is not used. The general form of the NTF(z) is given by

$$NTF(z) = (1 - z^{-1})^p$$
 (5.24)

where p is the shaping order. For a second order NS, p = 2, and for a third order, p = 3.

The NTF(f) magnitude is plotted in Fig. 27 for three noise shapers at a sampling frequency, f_5 , of 25MHz. The noise portion is much lower for higher order NS at a low frequency. At about 4.3 MHz, the noise error crosses at the same point for all the noise shapers. The higher the order, the higher the noise at frequencies closer to $f_5/2$.



Figure 27: Simulation plot of NS truncated error coefficient

- 1st-order modulator:
 - 1st-order highpass NTF
 - 9-dB SNR increase per octave OSR
 - i.e. 1.5 bits/octave! (compared with 0.5-bit/octave for white noise)
- 2nd-order modulator:
 - 2nd-order highpass NTF
 - 15-dB SNR increase per octave OSR
 - i.e. 2.5 bits/octave!
- *N*th-order modulator:
 - *N*th-order highpass NTF
 - 6N+3 dB SNR increase per octave OSR
 - i.e. *N*+0.5 bits/octave!







Frequency Responses



What is really going on:

For 1st order the integrator become LPF and the 1-z-1 is 2-coswt to the N

TAU 0510.7720.01/2021

Design Example

(assume a's all 1)

Spec: VFs=1v, Design an ADC for : SNR>86dB, (>14b), fin=0-8KHz, Extra constrain: Power <2ma, Vdd=3.3v.

Objective:

We need to determin: Loop Order , DAC number of bits, smf Fclock

Option I	SigmaD ADC SI	VR(quantization)	CALCULATIO	Ν	miki
DACS Numb	er of Bits [Oversampling Ratio []	ADC Order [Overload Voltage []	_
B := 5.0		R := 128	n := 1	$\mathbf{V}\coloneqq 0.75$	
Integrator loop coefficients[]		Fin maximum	Boltzman cor	idt and Temp[
a0 := 1.0 a1 := 1.0	a2 := 1.0 a3 := 1	$\mathbf{Fin} \coloneqq 8 \times 10^3$	$\mathbf{Kb}\coloneqq 1.38\times 10^{-23}$	Тенр := 293	

1. 1st-order SDM, 5-bit -Quantizer, fs=2.048 MHz, Fin=8 KHz

SNR- Equation

Maximum SNR
$$\mathbf{SNRpk} := \left[(2)^{\mathbf{B}} - 1 \right]^2 \cdot (2\mathbf{n} + 1) \cdot \left(\frac{\mathbf{R}}{\pi} \right)^{(2\mathbf{n}+1)} \cdot \mathbf{a0} \cdot \mathbf{a1} \cdot \mathbf{a2} \cdot \mathbf{a3} \cdot \left(\frac{3 \cdot \pi}{2} \right) \cdot \mathbf{V}$$
 $\mathbf{SNRpk} = 6.892 \times 10^8$

In dB

 $SNRdBpk := 10 \cdot log(SNRpk)$

SNRdBpk = 88.383





Thermal Noise Requirements

If we make the converter with switch cap then the noise...

$$\operatorname{Cin} := 1 \times 10^{-12}$$

$$\operatorname{Vnqcap} := \left(\frac{\operatorname{Kb}}{\operatorname{Cin}}\right)^{0.5} \left[\left(\frac{\operatorname{Temp}}{\operatorname{Fin}}\right)^{0.5} \right] \cdot \frac{1}{1}$$

$$\operatorname{Vnqcap} := \left(\frac{\operatorname{Kb}}{\operatorname{Cin}}\right)^{0.5} \left[\left(\frac{\operatorname{Temp}}{1}\right)^{0.5} \right] \cdot \frac{1}{1}$$

$$\operatorname{Vnqcap} = 6.359 \times 10^{-5}$$

$$\operatorname{SNRdBcap} := 20 \cdot \log \left(\frac{\operatorname{V}}{\operatorname{Vnqcap}}\right)$$

$$\operatorname{SNRdBcap} := 20 \cdot \log \left[\left(\frac{\operatorname{V}}{\operatorname{Vnqcap}}\right) \left[\left(\frac{\operatorname{Fek}}{2\operatorname{Fin}}\right)^{0.5} \right] \cdot \frac{1}{1} \right]$$

$$\operatorname{SNRdBcap} := 20 \cdot \log \left[\left(\frac{\operatorname{V}}{\operatorname{Vnqcap}}\right) \left[\left(\frac{\operatorname{Fek}}{2\operatorname{Fin}}\right)^{0.5} \right] \cdot \frac{1}{1} \right]$$

$$\operatorname{SNRdBcap} = 102.506$$

The capacitance noise concern to 8 KHz so we get 102dB



Design Example – Option II				
 Option II SigmaD ADC SNR	(quantization)	CALCULATION	miki	
DACS Number of Bits []	Oversampling Ratio [ADC Order []	Overload Voltage []	
B := 1.0	R := 1024	n := 1	V := 0.75	
Integrator loop coefficients[]	Fin maximum	Boltzman con	Boltzman condt and Temp[
a0 := 1.0 $a1 := 1.0$ $a2 := 1.0$ $a3 := 1$	$\mathbf{Fin}\coloneqq 8\times 10^3$	$\mathbf{Kb}\coloneqq 1.38\times 10^{-23}$	Тенф := 293	

1st-order SDM, 1-bit -Quantizer, fs=16.138 MHz, Fin=8 KHz SNR- Equation

Maximum SNR
$$\mathbf{SNRpk} := \left[(2)^{\mathbf{B}} - 1 \right]^{2} \cdot (2\mathbf{n} + 1) \cdot \left(\frac{\mathbf{R}}{\pi} \right)^{(2\mathbf{n}+1)} \cdot \mathbf{a0} \cdot \mathbf{a1} \cdot \mathbf{a2} \cdot \mathbf{a3} \cdot \left(\frac{3 \cdot \pi}{2} \right) \cdot \mathbf{V}$$
 $\mathbf{SNRpk} = 3.672 \times 10^{8}$
+ $\mathbf{SNRdBpk} := 10 \cdot \log(\mathbf{SNRpk})$

SNRdBpk = 85.649

I AU 0510.7720.01/2021



miki

Option III SigmaD ADC SNR(quantization) CALCULATION

	DACS Numbe B := 1.0	r of Bits []		Oversampling Ratio [] R := 128	ADC Order [] n := 2	Overload Voltage [] V := 0.75
	Integrator loop	coefficients[Fin maximum	Boltzman	condt and Temp[]
a0 := 1.0	al := 1.0	a2 := 1.0	a3 := 1	Fin := 8×10^3	$\mathbf{Kb} \coloneqq 1.38 \times 10^{-7}$	²³ Тенф := 293

2nd order SDM, 1-bit -Quantizer, fs=2.048 MHz, Fin=8 KHz SNR- Equation

Maximum SNR

$$\mathbf{SNRpk} := \left[(2)^{\mathbf{B}} - 1 \right]^2 \cdot (2\mathbf{n} + 1) \cdot \left(\frac{\mathbf{R}}{\mathbf{\pi}} \right)^{(2\mathbf{n}+1)} \cdot \mathbf{a0} \cdot \mathbf{a1} \cdot \mathbf{a2} \cdot \mathbf{a3} \cdot \left(\frac{3 \cdot \mathbf{\pi}}{2} \right) \cdot \mathbf{V} \qquad \mathbf{SNRpk} = 1.984 \times 10^9$$

In dB

$$\mathbf{SNRdBpk} \coloneqq 10 \cdot \log(\mathbf{SNRpk})$$

SNRdBpk = 92.976

IAU 0510.//20.01/2021



End Lecture 10