



Welcome to
046188 Winter semester 2012
Mixed Signal Electronic Circuits
Instructor: Dr. M. Moyal

Lecture 8

Sample (Track) and Hold

www.gigalogchip.com

Agenda




Part I : SAMPLE AND HOLD Basics

Part II : Errors & Circuit Technique



Some ADCs can't do without it



Source: P. Grey

But

In high speed/accuracy it's the limiting elements in ADCs

It's the source of KT/C Noise Offset, Gain and Harmonics


It's one more source effected by clock jitter input

It's the source of Power consumption (maybe the highest)

Ideal




Sample-and-Hold Circuit



Source: TAMU
SAMPLING:

The Sample and hold keeps the analog value fixed for a clock duration.

S/H – Non Ideal



Practical track and hold circuits come with a plethora of impairments:

- settling/tracking error:
 - low pass characteristic
- switch settling
- pedestal error:
 - charge injection
 - clock feed-through
- signal feed-through:
 - parasitic capacitances
- droop
 - leakage currents


Lecture on Track and Hold, Edgar Sánchez-Sinencio 2000, <http://amesp02.tamu.edu/~sanchez/689-Track-Hold.PDF>.

The sampling instance is determined by the device that turns off last.




Off-Feed through: = $(C_p / (C_s + C_p)) V_{in}$

- **Hold Mode Feedthrough:** the percentage of the input signal that appears at the output during the hold mode.





Source: TAMU

Key: Watch for routing metals over the switch transistor
L min and stack metal will add to C_p
Normally not a big issue.... C_p is very small $\sim 5-25e-15F$





Summary lect. 1: The switch make up




capacitors	Saturation	Linear	Off	
C gate to S	$2/3C_{ox} + C_{ov}$	$1/2C_{ox} + C_{ov}$	C_{ov}	
C gate to D	C_{ov}	$1/2C_{ox} + C_{ov}$	C_{ov}	
C gate to B	0	0	$C_{ox} // C_{cb} + ..$	
C drain to B	$C_j(\text{diode})$	C_j	C_j	Voltage dependance
C source B	C_j	C_j	C_j	

Source: T.H. Lee.



offset error

Clock and charge error



Clock feed-through:

$$\Delta V_{\text{feedthrough}} \cong \Delta V_{\text{clk}} \frac{C_{\text{ov}}}{C} \cong -v_{\text{dd}} \frac{C_{\text{ov}}}{C}$$


Offset-like

Total Error=sum of 2


$$\Delta V = \frac{C_{\text{ol}}}{C_{\text{L}}} (V_{\text{H}} - V_{\text{L}}) - \frac{1}{2} \left(\frac{q_{\text{channel}}}{C_{\text{L}}} \right)$$

Charge Injection (very simple model)
(Half the channel charge goes to C):

$$\Delta V_{\text{charge}} \cong \frac{Q_{\text{ch}}}{2C} \cong -\frac{C_{\text{ox}} \cdot W \cdot L (V_{\text{gs}} - V_{\text{th}})}{2C} = -\frac{C_{\text{ox}} \cdot W \cdot L (v_{\text{dd}} - V_{\text{in}}(t) - V_{\text{th}}(V_{\text{in}}(t)))}{2C}$$



Fast Case




Gain-like

Source: P. Grey

“Circuit solutions” Clock feed through improvement




1. Dummy Switch



Problem: No way to balance over Clock fall time variations

if $M1 = W/L$ use $M1 = W/2L$

4. Get rid of offset- Go Differential




$$v_{o1} = v_{i1}(1+\epsilon) + V_{os1}$$

$$v_{o2} = v_{i2}(1+\epsilon) + V_{os2}$$

$$\Delta v_o = \Delta v_i(1+\epsilon)$$

3. Complementary NMOS, PMOS



Assume fast case

$$\frac{1}{2}q_{CN} = \frac{1}{2}(V_H - |V_{TN}| - V_i)W_N L_N C_{oxN}$$

$$\frac{1}{2}q_{CP} = \frac{1}{2}(V_i - |V_{TP}| - V_L)W_P L_P C_{oxP}$$

$\Delta V = -V_{in}(1+\epsilon) + V_{os}$ where:

$$\epsilon = \left(\frac{W_P L_P C_{oxP} + W_N L_N C_{oxN}}{C_L} \right)$$

$$V_{os} = (V_{OSN} - V_{OSP}) \frac{C_{ol}}{C_L}$$

Key Point:

1. Offsets Partially Cancel


2. Gain errors ADD!!

Source: P. Grey


Noise: Model



KT/C Noise Limitation



C	$\sqrt{\frac{kT}{C}}$
100pF	6.4uV
10pF	21uV
1pF	64uV
100fF	210uV
10fF	0.64mV




$$\overline{v_o^2} = 4kTR \cdot \frac{\pi}{2} \cdot \frac{1}{2\pi RC} = \frac{kT}{C}$$

ADC-In class derivation: $KT/C < LSB \cdot LSB / 12$

$$C > 2^{2b} \left(\frac{kT}{\hat{V}^2} \right)$$

Settling



Acquisition

Acquisition: for a step input response is

$$V_{out} = (V_{old} - V_{new}) (1 - \exp(-t/R_s C))$$

I_{max} is at $t=0$ and it is $V_{max} = V_{in} - V_{Ch}$

$$I_{max} = V_{max}/R_s$$

Time needed

$$1\% = 4.6 R_s C$$

$$0.1\% = 6.9 R_s C = 10 \text{ bit}$$


$$0.01\% = 9.2 R_s C$$

If the input is **current limited** then the output is slewing at a rate of

$$\frac{dV_{out}}{dt} = I_{in}/C$$

in reality the input is moving, BW limited, and it is not a step input- see next slide

Settling time error input is changing



$$R_{on} = \frac{L}{W \cdot K(V_{gs} - V_{th})} = \frac{L}{W \cdot K(V_{dd} - V_{in} - V_{th}(V_{in}))}$$

(no body effect)

Tracking/settling error calculation:

$$V_{in}(t) = V_{cm} + A \sin(2\pi f_{in} t)$$

$$V_{in}(t) = V_{out}(t) + R_{on} \cdot C \frac{\partial V_{out}}{\partial t}$$

$$t = t^* \Rightarrow V_{out} = V_{out,i-1} \cong V_{in} \left(t^* - \frac{1}{2f_{smp}} \right)$$

Forced solution:

$$V_{out}^f(t) = V_{cm} + \frac{A \sin[2\pi f_{in} t - \arctan(2\pi f_{in} R_{on} C)]}{\sqrt{1 + 4\pi^2 f_{in}^2 R_{on}^2 C^2}}$$

Homogenous solution:

$$V_{out}^h(t) = B \cdot e^{-\frac{t-t^*}{R_{on} C}}$$

Solution:

$$V_{out}(t) = V_{out}^h(t) + V_{out}^f(t)$$

Set initial condition (determine B):

$$\begin{aligned} B &= V_{out,i-1} - V_{cm} - \frac{A \sin[2\pi f_{in} t^* - \arctan(2\pi f_{in} R_{on} C)]}{\sqrt{1 + 4\pi^2 f_{in}^2 R_{on}^2 C^2}} \cong \\ &\cong \frac{A \sin \left[2\pi f_{in} \left(t^* - \frac{1}{2f_{smp}} \right) - \arctan(2\pi f_{in} R_{on} C) \right]}{\sqrt{1 + 4\pi^2 f_{in}^2 R_{on}^2 C^2}} - \frac{A \sin[2\pi f_{in} t^* - \arctan(2\pi f_{in} R_{on} C)]}{\sqrt{1 + 4\pi^2 f_{in}^2 R_{on}^2 C^2}} \\ &= \frac{-2A}{\sqrt{1 + 4\pi^2 f_{in}^2 R_{on}^2 C^2}} \cos \left[2\pi f_{in} \left(t^* - \frac{1}{4f_{smp}} \right) - \arctan(2\pi f_{in} R_{on} C) \right] \sin \left(\frac{\pi f_{in}}{2f_{smp}} \right) \end{aligned}$$



Basic fast S/H (Open loop)





Figure 6: Buffer directly connected to ADC, omitting the resistor.

Use differential structure..

T&H Circuit: Current-Mode

➔ Current-Mode Architecture:


Advantages: high-speed (over 100MHz) and low voltage (<1.2).
The speed depends on the time constant given by:



Source: TAMU



Linearized MOS Track and Hold




Compared to simple Track and Hold:

- less signal dependent sampling
- less non-linear charge injection
- signal dependent clock feed-through

For the pseudo-differential structure, performance can be somewhat worse than for the simple track and hold if there is not enough headroom.

Key: Qsf2 is P ch follower - on board operation..

Vcc of follower need higher voltage, speed of follower high, more Idd..



(Abo and grey)

- 1) Short with 1 to vss and
- 2) Load Vcc and ground on C
- 3) Close 2 Load Vin were gnd was and
- 4) inject VCC+Vin on the gate

In class analysis



END Lect. 8

www.gigalogchip.com