

Welcome to 046188 Winter semester 2012 <u>Mixed Signal Electronic Circuits</u> Instructor: Dr. M. Moyal

Lecture 8

Sample (Track) and Hold



www.gigalogchip.com



Part I : SAMPLE AND HOLD Basics

Part II : Errors & Circuit Technique





But In high speed/accuracy it's the limiting elements in ADCs

It's the source of KT/C Noise Offset, Gain and Harmonics

It's one more source effected by clock jitter input

It's the source of Power consumption (maybe the highest)



Ideal



Sample-and-Hold Circuit



Source: TAMU SAMPLING:

The Sample and hold keeps the analog value fixed for a clock duration.

S/H – Non Ideal





The sampling instance is determined by the device that turns off last.

Off-Feed through: = (Cp/Cs+Cp) Vin



• Hold Mode Feedthrough: the percentage of the input signal that appears at the output during the hold mode.







"Circuit solutions" Clock feed through improvement



1. Dummy Switch **M1 M2** Cs

Source: P. Grey

Problem: No way to balance over Clock fall time variations

if M1 = W/L use M1 = W/2L

4. Get rid of offset- Go Differential

3. Complementary NMOS, PMOS





Technion 046188/2012

Noise: Model



kT/C Noise Limitation



ADC-In class derivation: KT/C<LSB*LSB/12 $C > 2^{2b} \left(\frac{kT}{\hat{V}^2} \right)$

Settling





in reality the input is moving, BW limited, and it is not a step input- see next slide





Settling time error input is changing





Basic fast S/H (Open loop)





Figure 6: Buffer directly connected to ADC, omitting the resistor.



Use differential structure..

T&H Circuit: Current-Mode

Current-Mode Architecture:

Advantages: high-speed (over 100MHz) and low voltage (<1.2). The speed depends on the time constant given by:



Source: TAMU

Boost the gate: Linearization design



Linearized MOS Track and Hold



Key: Qsf2 is P ch follower - on board operation.. Vcc of follower need higher voltage, speed of follower high, more Idd..

Boot strapping



gnd=0v

(Abo and grey)

- 1) Short with 1 to vss and
- 2) Load Vcc and ground on C
- 3) Close 2 Load Vin were gnd was and
- 4) inject VCC+Vin on the gate

In class analysis



END Lect. 8

www.gigalogchip.com

