

Welcome to  
7718 semester 1 2022  
Mixed Signal Electronic Circuits

Instructor: Dr. Miki Moyal




## Lecture 08

### DIGITAL TO ANALOG CONVERTERS

1. Transfer Function
2. Mismatches in layout
3. Architectures Types and Examples

$$\sigma^2(I_D) = \frac{\beta^2}{2} (V_{GS} - V_T)^2 * \sigma^2(\Delta V_T) + I_D^2 * \sigma^2\left(\frac{\Delta L}{L}\right)$$

## Mismatch in MOS Current Sources



$$\Delta I = I_1 - I_2 \cong -g_m \Delta V_t + I_1 \frac{\Delta \beta}{\beta}$$

$$\frac{\Delta I}{I_1} \cong -\frac{g_m}{I_1} \Delta V_t + \frac{\Delta \beta}{\beta}$$

$$\sigma_{\Delta V_t} = \frac{A_{V_t}}{\sqrt{WL}} \quad \sigma_{\frac{\Delta \beta}{\beta}} = \frac{A_{\beta}}{\sqrt{WL}}$$

- Example
  - $W=500\mu\text{m}$ ,  $L=0.2\mu\text{m}$ ,  $g_m/I_D=10\text{S/A}$ ,  $A_{V_t}=5\text{mV}\cdot\mu\text{m}$ ,  $A_{\beta}=1\%\cdot\mu\text{m}$

$$\sigma_{\frac{\Delta I}{I_1}} = \sqrt{\left(10 \frac{\text{S}}{\text{A}} \cdot \frac{5\text{mV}}{10}\right)^2 + \left(\frac{1\%}{10}\right)^2} = \sqrt{(0.5\%)^2 + (0.1\%)^2} = 0.51\%$$

# Agenda

Transfer Function  
DAC architectures  
DAC Example  
Calibrations

# Transfer Function

## Equation (Binary weighted DAC)

Example

A 4 bit DAC having  $n=4$  bits will have 4 digital inputs from 0000 to 1111. (0-15)

$$V_{out} (F_{scale}) = V_{ref} \left( \frac{1}{16} \right) \times [ B_0 \times 1 + B_1 \times (2) + B_2 \times (4) + B_3 \times (8) ]. = \frac{15}{16} \times V_{ref}$$

Can also be called “multiplying dac”

$B_i$  is a digital code, it is assumed a 0 value or a 1 value ( digital codes)

$V_{ref}$  is a reference set by design to control the output range (supply range is the limitation,  $\sim V_{dd}-0.6$ )

The minimum step is assume when  $B_0=1$  all other  $B_i$ 's are 0! Is the Least significant bit (LSB).

## Transfer Function (TF)

A n bit DAC will have the following expression  
n is the resolution

n bit CONVERTER (DAC)

$$V_{out} = \left[ B_0 \cdot 2^0 + B_1 \cdot 2^1 + B_2 \cdot 2^2 + \dots + B_{n-1} \cdot 2^{n-1} \right] \cdot d$$

$$d = \frac{V_{REF}}{2^n}, \text{ or } \frac{V_{FS}}{2^n}$$

$$V_{out} = \sum_{m=0}^{n-1} \left[ B_m \cdot 2^m \right] \cdot \frac{V_{REF}}{2^n}$$


$B_m \ni$  ARE CODES, 0 or 1

**$B_0$  – is the lsb digital control**

**$B_{n-1}$  – is the MSB digital control**

**We set  $V_{ref}$ , limited by process maximum range**

## Ideal TF plot




Digital code

*Output = Digital Code x Vref (analog)*

*Multiplication of analog value by Digital Fraction*

*Fraction multiplication is done using Matched resistors, Current, or Capacitors*


# Frequency domain



Source : analog Integrated Elect 2000

## DAC output Frequency domain – sine wave response

### No analog filter







# $|\text{Sinx}/x|$ mean what !

**Example:**


If  $f_{in}$  lies at  $1/4 f_s$  ! (  $f_s=1\text{MHz}$  and  $f_{in}=250\text{KHz}$  )

$\text{Pi} \times 3/4 = 135 \text{ deg.}$

$\text{Sin}(135) / 3.14 \times 3/4 = 0.707/2.355=0.3$



## Type of mis-matches





a) No error b) Gradient c) Random d) Single point


# Thermometer unit placement architecture: Gradient affect



Horizontal




Horizontal/Vertical




Shuffle design

# horizontal unit placement




Min-max=large..


## INL



## DNL




# Horizontal/Vertical unit placement




Min-max= $\sim 0.27$ lsb


## DNL



## INL




# Shuffle unit placement




Min-max= $\sim 0.25$ lsb

## DNL



## INL



# dummies

	10	12	9	11	
	2	4	1	3	
	14	16	13	15	
	6	8	5	7	

**Keep background of edge unit identical  
Some goes to the extrem of 2 rows**

# DACs Architectures

*Voltage mode: R Ladder and R-String DAC*

*The Basic R-2R DAC*

*R and I DAC*


*C DAC*

*Current (steering) DAC*







# Resistor-String DAC- basics



*next step in IC.  
remember lect1. mos as R.*





**Resistor-String DAC- basics decoder build in**



**12bit = 4096 resistors  
And 4095 switches.  
No decoder  
Large area..**

## Voltage mode: R Ladder and R-String DAC



## ***Voltage mode: R Ladder and R-String DAC- Equations***

**R string** - Easy to implement in CMOS, “large” die size (In use up 8-10b)  
A switch and resistor, digital selection, decoding, can be done with switch tree.

**Multiple R-String** allow increase in resolution ( keeping monotonic)  
With only doubling the R string. ( Holloway 84)  
Need only  $2N+1$  resistors not  $2$  to the power of  $N$ .


**Speed is limited** by amplifier input capacitance switch resistance and opamp BW  
Op1 op2, and op3 offset is a draw back

# THE BASIC R-2R DAC

---

## R-2R DAC

---




Smaller area in Resistors !

---

Willy Sansen 10-05 2013

*Motivation: lower area,  $12b=25$  resistors*

*No guaranteed monotonic, bad offset sensitivity*



*Operation- unipolar output:*

*msb*  $I(a6=H) = -V_{ref}/2R$       *only a6 goes H*

$I(a5=H) = -V_{ref}/4R$

*lsb*  $I(a0=H) = -V_{ref}/128R$       *only a0=H*

$I_{total} = -V_{ref}/R - V_{ref}/128R$       *all switches to out=H*

*Bipolar output possible with an extra amplifier and the use of Vmid*

## ***R-2R key issues***

*Very common architecture if thin film resistors are used ( Cecil 74)*

*Area efficient- Easy to increase resolution R-2R per bit*

*Monotonic is not granted*

*INL and DNL are closely coupled*


***Relatively Slow***

*“rule of thumb” : Matching requirement for the n th bit in the i th bit*

$$\Delta R < \frac{R}{2^{n-i}}$$



1) Switch resistance,  $V_{gs}$  voltage changes will effect mismatches



**2) Problem: Output impedance changes and get multiplied by amplifier offset  
Looking from the other side (opamp side)  $R$  looking back form  
the amplifier vary with code.**



**can we Fix the impedance issue**

# R-2R and I

## Architectures for Nyquist High-Speed D/A converters:

- R-2R ladder:

- Area is reduced compared with resistor string
- Simple design: equal resistor R-2R blocks, switches and current sources
- Fixed output impedance
- Accuracy is limited by matching of resistors and current sources
- Poor power efficiency




Source: R V Plasshe

# Current DAC

---

## 4-bit Current steering DAC

---




**Resolution limited by Mismatch in the Current sources !**

**Glitches !**

Limit: Thermal/1/f Noise of  $I_{dac}$ , opamp ( $g_{min}$ ), and  $R_f$ .  
Speed: Fast-- as opamp unity gain Band width.

## I dac with reference

# DAC Implementation



$$V_{out} = -V_{ref} * (R / R_f * 64) * (1x_1 + 2x_2 + 4x_3 + 8x_4 + 16x_5 + 32x_6)$$

Iref is generated using op

Vout is only a function of code and Vref

Additional objective (for future technology generations): Low operating voltage 1.8 V


## Glitch control Coding schemes..:

Number	Sign + Magnitude	Twos Complement	Offset Binary	Ones Complement
+7	0 1 1 1	0 1 1 1	1 1 1 1	0 1 1 1
+6	0 1 1 0	0 1 1 0	1 1 1 0	0 1 1 0
+5	0 1 0 1	0 1 0 1	1 1 0 1	0 1 0 1
+4	0 1 0 0	0 1 0 0	1 1 0 0	0 1 0 0
+3	0 0 1 1	0 0 1 1	1 0 1 1	0 0 1 1
+2	0 0 1 0	0 0 1 0	1 0 1 0	0 0 1 0
+1	0 0 0 1	0 0 0 1	1 0 0 1	0 0 0 1
+0	0 0 0 0	0 0 0 0	1 0 0 0	0 0 0 0
-0	1 0 0 0	(0 0 0 0)	(1 0 0 0)	1 1 1 1
-1	1 0 0 1	1 1 1 1	0 1 1 1	1 1 1 0
-2	1 0 1 0	1 1 1 0	0 1 1 0	1 1 0 1
-3	1 0 1 1	1 1 0 1	0 1 0 1	1 1 0 0
-4	1 1 0 0	1 1 0 0	0 1 0 0	1 0 1 1
-5	1 1 0 1	1 0 1 1	0 0 1 1	1 0 1 0
-6	1 1 1 0	1 0 1 0	0 0 1 0	1 0 0 1
-7	1 1 1 1	1 0 0 1	0 0 0 1	1 0 0 0
-8		1 0 0 0	0 0 0 0	

Good around +/-0

- **Offset Binary.** Obtained starting to encode from the most negative number.
- **Sign Magnitude.** The MSB represents the sign, the others the absolute value.
- **1's Complement.** Negative numbers are obtained complementing positive numbers.
- **2's Complement.** Obtained from the offset binary complementing the MSB; negative numbers equal to 1's complement plus one.


# DAC Differential Architecture





# DAC Layout

- Hand layout to allow “shielding” of analog from digital
- Iout lines are in the middle
- Digital on the outside
- Area: Core < 0.6 mm<sup>2</sup> ( total <1)





# Measured Results


## Transmitter Harmonic

WITHOUT DYNAMIC  
AVERAGING


2rd Harmonic at - 87dB

3rd Harmonic at - 78dB

5th Harmonic at - 87dB



## C DAC




Output is valid only part of the time (switched) may need Hold switch  
Marching of capacitors set the INL / DNL

Limit: Noise  $KT/C$ , glitches

Speed: Fast-- as  $R_{on}$  of switch,  $v_{ref}$  settling, and  $C/2$  n time constant.


## I dac - binary



Could be non Monotonic- in transitions  
Simple decoder

“best” for speed => I<sub>out</sub> time constant

## I dac - thermometer



**Monotonic- guaranteed**

decoder complex

001 00000001

010 00000011


011 00000111 always one change

100 00001111

Source: B. Murmann Stanford


# Binary Vs. Thermometer - mismatch

Source : JSCC IEEE 1998 Chi-Hung 10b 500Mhz



Matlab 1000 simulations  
FOR THE SAME AREA  
INL – THE SAME DNL – BIG DIFFERENE  
Figure out the optimum place: how many binary bits and how many segmented bit





# DAC Response



Capacitive charge


Partly Source: WilleSansen 2007

# Glitches and INL in Binary dac



If the glitches scale with code (and capacitance is linear) – Linearity is good


## Combined I dac - segmented



- Binary weighted section with  $B_b$  bits
- Thermometer section with  $B_t = B - B_b$  bits
- Typically  $B_t \sim 4 \dots 8$
- Reasonably small encoder
- Easier to achieve monotonicity

Source: B. Murmann Stanford

## Current (steering) DAC- removed opamp





Source : G. Gielen, K.U.L Leuven



## 2 option of DAC arrangements



### Segmented DAC INL DNL



$$\sigma_{INL} \approx \sqrt{2^{N-2}} \cdot \sigma_i < 0.5 \cdot LSB$$

$$\sigma_{DNL} \approx \sqrt{2^{N-T}} \cdot \sigma_i < 0.5 \cdot LSB$$

## Current source implementation



## STATIC PERFORMANCE In Current-Steering D/A Converters

DNL in binary D/A converters:

Worst case DNL for the midcode transition (MSB):

$$\sigma^2(\Delta I) = \sigma^2(2^{N-1}i_0 - (2^{N-1}-1)i_0) = (2^N - 1)\sigma^2(i_0) \Rightarrow$$

$$DNL^{\max} = \frac{\sigma(\Delta I)}{i_0} = \sqrt{2^N - 1} \frac{\sigma(i_0)}{i_0} \text{ in LSB units}$$

DNL in thermometric D/A converters:

DNL limited by the LSB a single  $i_0$  source is connoted or disconnected from adjacent code to code transitions:

$$DNL^{\max} = \frac{\sigma(\Delta I)}{i_0} = \frac{\sigma(i_0)}{i_0} \text{ in LSB units}$$

DNL < 0.5 LSB is guaranteed for as much as a 50% precision in the  $i_0$  sources


## Comparison

	Thermometer	Segmented	Binary Weighted
$\sigma_{\text{INL}}$ (worst)		$\cong \frac{1}{2} \sigma_u \sqrt{2^B}$	
$\sigma_{\text{DNL}}$ (worst)	$\cong \sigma_u$	$\cong \sigma_u \sqrt{2^{B_b+1} - 1}$	$\cong \sigma_u \sqrt{2^B - 1}$
Number of Switched Elements	$2^B - 1$	$B_b + 2^{B_r} - 1$	$B$

Source: B. Murmann Stanford

## Differential I/2I mode DAC TYPES

### Binary Weighted



Use twice the current on the bottom  
But only n ch switches


#### Very Fast

Compact N latches ( but need to be sized up)

Linearity limited by MSB

DNL spikes: in some code transitions


# Thermometer



- Current source matching relaxed
- Each stage is LSB equivalent in contribution
- For  $N$  bit,  $2^N$  latches, unit cells, wires
- Silicon area is large, depend on marching and routing
- Power supply grounding is important
- I deal: Can combine with Binary approach and leave some MSB as Segmented

# DAC with reduced Rout effect and filter


Fix the output impedance variations  
And add the « out of band » noise reduction filter



# Pre driver

## LATCH AND SWITCH Minimization of glitches



- **Non symmetrical crossing point:** reduces current source drain spike
- **Reduced clock swing:** sets on-voltage for cascoding bias and reduces clock feed-through



L. Sumanen, *et al*, "A 10-bit High-Speed Low-Power CMOS D/A Converter in 0.2mm<sup>2</sup>", *Proc. of ICECS*, 1998



## Dac to output path



**Filter to reduce out of band noise**  
**Set poles to  $\alpha$  above maximum BW**




# Calibration Methods

- 1) Make all I the same
- 2) Add error I
- 3) Dynamic Averaging



# Calibration Method 1



**End lecture 08**