

Welcome to 046188 Winter semester 2012 <u>Mixed Signal Electronic Circuits</u> Instructor: Dr. M. Moyal

Lecture 7 part b. + 8

Comparator: Operation and Design



Comparator Basics

Architectures

Error Sources

Comparator Examples



Comparator: Non Sampled, Sampled

Error in Comparators

Basic Analysis

Architectures

Special topics – Calibrated and differential



Simulation: a=2 and a=10





Speed and feed back basics







A Comparator:

LINK FROM ANALOG TO DIGITAL – QUANTIZER

Definition: Compare 2 or more input and produce a digital value high or low- "Its a 1 bit ADC !"

Structure: A chain of gain stages (no feed back-unlike amplifier)

It is used in an "open Loop" configuration to achieve fast digital response (opamps are slow and big)

Basic Architecture1 of comparators

Non Sampled: Continuous Time (CT)

Output is gain time input differences: slow because internal nodes need to be recovered



Lect 7+8

Vcc

Mathematical Descriptions (low frequency)



For small Vin1-Vin2

A is the gain of the combine structure



For all Vin1-Vin2

Vout=clamp at either supply

Ideal Vout=A(vin1-Vin2) results fall between supplies (realistically its exponential)

```
Vout=Vdd if A(Vin1-Vin2) > Vdd-Vss
```

Vout = Vss is A(Vin1-Vin2) < Vdd-Vss

Mathematical Descriptions with noise.





exact model if *e* is defined properly ex. *y*=*sgn*(*x*), then *e*=*y*-*x*=*sgn*(*x*)-*x*

becomes an approximation when we claim noise is independent



Sampled Comparator:

Much faster clamp high gain stages Need clock or digital signal

Concept:



Error in Comparators:



Error in Comparators:

Gain Offset Meta State Speed Kick Back Noises and supply noise



- <u>Input Offset</u> It is the voltage that must be applied to the input to obtain the crossing point between low and high logic level
- Vout = A × Vindiff, vss<Vout<Vdd A=1000, time is also a factor
- <u>Sensitivity</u>- It is the minimum voltage or current that produces a consistent output signal within the expected comparison time- Meta state
- <u>Comparator response time</u> It is minimum time interval required to achieve the proper logic output as a response to the minimum input step
- Overdrive recovery time When the input signal is pretty large the gain stage saturates to the positive or negative rails quickly. If the input stage become small, the gain stage takes some time to react and generates the voltage required to produce the output voltage
- Kick back input noise Caused in evaluation state due to transition response: Switching noise

Offset and gain basics in comparator



Vos(total)



 $Vos(total)^2 = \sqrt{Vos1^2 + Vos2^2/A1^2 + Vos3^2/A1^2A2^2}$

Key: Vos is a statistic parameter Further stages (A2 and A3) have larger offset Using minimum sizes..

Example: 8 bit ADC 1GS/s (through put=2ns)

for 8 bit with Vfs=0.5v , Vdd=1v at 1/10LSB = A1 x A2 X A3 required ~ 5000 \rightarrow (1v/(0.5/255 x 10) in under 1ns

If Vos1=2mv, vos2=10mv vos3=20mv If we take : A1=10 A2=25 A3=20

$$Vos(total) = \sqrt{2^2 + 10^2 / 10^2 + 20^2 / 10^2 25^2 + 10^2 / 10^2 / 10^2 25^2 + 10^2 / 10^$$

Vos(total)=2.23mV

Transistor as linear gain blocks



Gm Rout ... diff stage..



Basic Analysis- small signal Model Non Sampled – Non Latched Out Pre Amp Vin C_out R out i (**∲**gm $V_{out}(t) = V_{in} \cdot g_m \cdot R_{out} \cdot (1 - e^{-t_{reg}/\tau})$ gm=i/vin Where: $\tau = R_{out} \cdot C_{out}$

With Positive feedback- sampled





Math-Positive feed back comparator latch



$$g_{m} \cdot V_{y} = -C_{L} \cdot \frac{dV_{x}}{dt} - \frac{V_{x}}{R_{out}} \qquad g_{m} \cdot V_{x} = -C_{L} \cdot \frac{dV_{y}}{dt} - \frac{V_{y}}{R_{out}}$$

$$\begin{cases} \tau \cdot \frac{dV_{x}}{dt} + V_{x} = -A \cdot V_{y} \\ \tau \cdot \frac{dV_{y}}{dt} + V_{y} = -A \cdot V_{x} \end{cases} \rightarrow \text{where} \qquad \begin{aligned} \tau = R_{out} \cdot C_{L} \\ A = g_{m} \cdot R_{out} \end{aligned}$$

$$A = g_m \cdot R_{out}$$
$$\Delta V = \Delta V_0 \cdot e^{\frac{A-1}{\tau}t} \approx \Delta V_0$$



$$\Delta V = \Delta V_0 \cdot e^{\frac{A-1}{\tau}t} \approx \Delta V_0 \cdot e^{\frac{g_m}{C_L}t}$$
$$\frac{A-1}{\tau} = \frac{g_m \cdot R_{out} - 1}{R_{out} \cdot C_L} \approx \frac{g_m}{C_L}$$





Band width reduction



$$h(t) = h_1(t) * h_2(t) = \left(e^{\frac{g_m}{C_L} \cdot t} * e^{\frac{g_m}{C_L} \cdot t}\right) = t \cdot e^{\frac{g_m}{C_L} \cdot t}$$



h1xh2xh3

$$\Delta V_{out}(t) \approx \Delta V_{in} \cdot K \cdot t \cdot e^{\frac{g_m}{C_L}}$$

Note: if we have n-stages of the regenerative feedbacks then

$$h_{n}(t) = h_{1}(t) * h_{2}(t) \cdots * h_{n-1} * h_{n} = \left(e^{\frac{g_{m}}{C_{L}} t} * e^{\frac{g_{m}}{C_{L}} t} \cdots * e^{\frac{g_{m}}{C_{L}} t} * e^{\frac{g_{m}}{C_{L}} t}\right) = \frac{t^{n-1} \cdot e^{\frac{g_{m}}{C_{L}} t}}{(n-1)!} \qquad v_{oN} = \frac{\omega_{u}^{N}}{s^{N}} v_{in}$$

Technion 046188/2012
$$\int_{0}^{+} v_{in} \frac{f}{v_{in}} \frac{f}{v_{in}} \frac{f}{v_{o1}} \frac{f}{v_{o1}} \frac{f}{v_{o2}} \frac{f}{v_{o2}} \frac{f}{v_{o2}} \frac{f}{v_{o3}} \frac{f}$$

Meta state



Meta-Stability In Comparator

- Meta-stability is a potentially catastrophic event that can occur when asynchronous inputs and regenerative/flip-flops are used
- Meta-stable outputs are not logic high or logic low and cause delays and system failures
- Meta-Stability is a probabilistic event, because the difference between the input signal and the reference voltage is a random variable
- The smaller the difference between the input signal and reference voltage, the longer the decision time required. On the limit the decision time can approach infinity





Analytical Derivation of Meta-Stability & Mean Time To Failure (MTF)

 The probability event given following: where t is the actual comparison time, T is the allowed time

$$\Pr(t > T) = e^{\left(-\frac{A}{\tau} \cdot T\right)} = e^{-\frac{g_m}{C_{out}} \cdot T}$$

 If one can have a collection of N such comparators all clocking at a frequency fs, then one can found MTF following

$$MTF \approx \frac{e^{\frac{A}{\tau} \cdot T}}{N \cdot f_s} = \frac{e^{\frac{g_m}{C_{out}} \cdot T}}{N \cdot f_s}$$

~ Set it for > month

example in class

The 'CML'



large signal transfer: assuming square law devices in saturation region.

Express lout as a function of differential Vi.





Resulting expression is a linear term multiplied by a non-linear square root function.

The 'CML'





- The output load (CL) and the operation speed (BW) determine the value of R*
- CL must include the capacitance of the next stages and all parasitic capacitances of wires and Cgd of switching transistors in differential pair
- f must be taken higher than target frequency for margin (10% higher)
- When used in large signal inputs !
- The typical CML swing for 1.2V process is 400mV -> this determines Iss, Iss = 400mV/R

CML (current mode logic) is a differential structure

- Basic block in Ananlog/Mixed signal
- Less sensitive to supply noises and noise from aggressors
 - Less noise (AC current) injected to supply -> less supply noises in analog portion
- Good for high speed operation
 - No PMOS devices (slower)
 - Differential switching is faster than single ended rail-to-rail
 - Noninverting cells are just as fast as inverting cells (unlike CMOS: inverter vs. buffer)
- Drawback: Static current consumption

P. Heydari & R. Mohanavelu, "Design of Ultrahigh-speed Low-V CMOS CML Buffers..", 2004

 f_{3dB}

 $G_{m_avg} = -$

Front stage Architectures- with resistors





Best empirical gmR=4-8 number of stages ~ 2-4



Input stage: Architectures options- using P cmos



Added feed back to load







positive feedback to raise Rout

Effective rout =infinite





Source: Willy Snasen 2005







Comparator Examples





Simple

Good for low supply Reset switch to ground Kick back

Question can the outputs (inverter) swing to Vss ?





More Example of comparators





Fig. 5: High speed comparator and its switching circuit

A Power-Efficient 1.056 GS/s Resolution-Switchable 5-bit/6-bit Flash ADC for UWB Applications

Jun-Xia Ma, Sai-Weng Sin, Seng-Pan U $^{\rm 1}$, R.P.Martins $^{\rm 2}$



Special Topics – Calibrated and differential Architectures examples



- Pre-amplifier [M1a,M1b]
 - Differential Pair with resistive load
 - Reduce Kick-back noise
 - Reduce Input Referred Offset Comparator

Source: Esat-Micas esscirc00



Offset calibration of Comparators:

Why : Main reason lower input capacitance

DIFFERNTIAL: LATCHED With CALIBRATION AND DIFFERNETIAL!





Comparator schematic with digital offset calibration.



End Lecture 7b + 8

Technion 046188/2012

www.gigalogchip.com