

Welcome to 046188 Winter semester 2012 <u>Mixed Signal Electronic Circuits</u> Instructor: Dr. M. Moyal

Lecture 7 (part a)

FLASH ADC ARCHITECTURE ALTERNATIVES

www.gigalogchip.com



ALTERNATIVE DESIGNS OF FLASH ADC

SUB-RANGING ADC

Charge Flash architecture

Differential Architecture



FLASH ADC- SUMMARY Bad-Good

Monotonic

Very fast, No amplifiers, Resistors can match well to 10b

Design Issues:

Big input capacitance

Comparator offset is an issue

Clocking routing sampling time

Meta stability

Decoding to avoid bubbles

If S/H is used – Distortion added

Hardware:

Exponential in complexity

High in power for 7 bits or more (127 comparators)

Could lead to large die size

References may need to be filtered from kick back

Medium: to scale down in technology \rightarrow power supply!

Power ~ 2 to N

- Area ~ 2 to N
- Cin ~ 2 to N
- R ladder ~ 2 to N

Here N is an increase of effective resolution



Since Flash ADC in silicon Area and Power grows exponentially. How about different architecture

Sub-ranging ADCs

ADC Architecture Options: Sub-ranging ADCs



Concept





Sub-Ranging ADC Basics



Fine is waiting for the Coarse (MSBs) – need S/H How to partition ? 10 bit can use 31 comparators for Coarse and 32 for fine = 63 instead of 1024 Or 63 for coarse (6 bit) and 15 for fine ?



Two-step: subranging ADC



Source: BRCM

Lost time- Need twice the time and S/H. Resistor get glitches now impedance is important New many switches (2 to the N – M Coarse connection)

Sub ranging ADC FOM History





2006 → 6b & 1Gs/s (90nm CMOS)

2007 -> 10b & 160Ms/s (90nm CMOS)

2008 → 5b & 1.75Gs/s (90nm CMOS)

Summary: : Sub-ranging ADCs

- Power efficient
 - Two low resolution ADCs operating in a pipeline manner
- Reduced speed
 - Throughput can be still very high
- T&H is inevitable
 - The most critical component in the architecture
 - Loading is relaxed
- Residue generation
 - Needs M+N bit accuracy
- Interleaving is possible
- State of FOM is around 0.5pJ/conv







Differential Designs



Capacitive Charge FLASH



Save power- simplified the complex comparator design Can we use an inverter as simple gain stage Use capacitors to transfer (Vin- Vref) x gain.

Why?

Inverter is a digital cell no special process needs It draw 0 DC current (power) very fast and simple, power is lower.. (Offset cancellation is build in) !

With 2 capacitors..we can build a simpler comparator

Operation- Inverter chain- as gain stage



Fix the DC point and insert the first input level across a capacitor









Q1=C(Vrf1-Vx)

Step 1

Step 2 Ck1=H

v0=vi the inv. is for sure in Saturation and in low gain/impedance





Example: Create the ladder codes.





Source: Fairchild Data sheet



Speed Estimation:

```
6 bit ADC, no S/H
At L min130 nm (Cox ~ 13ff/uu) can get to 1-2 GHz – Flash "only"
```

Example: Input Delay= 150ps (5.5/2piRCin + RladderCgs/2 to drive 63 comp/calibrate) + 250ps comparator + 100ps logic (25ps/gate) = 500 ps max Possibly latch after comp and save some of the 100ps. (50ps)

Sample at 2.0GHz max through put (Input frequency) twice the min delay ~ 1 GHz



Differential /improved implementation In FLASH architecture

Differential Design

DIFFERENTIAL

INL GOES TO 0 In the middle Signal is doubled routing is harder

Simple to make differential comparator





DIFFERENTIAL-details



Offset Cancellation/reduction







Easy to do in start up.



Figure 2: Architecture of offset cancel circuit.

We can go "wild" with good ideas:

Find offset connect comparator to different point on the ladder

Add small DAC to each comparator find trip point (Feed back)- last foil.

Remember the offset in digital code and offset the digital information

Offset Calibrating Comparator Array for 1.2-V, 6-bit, 4-Gsample/s Flash ADCs using 0.13-um generic CMOS technology

> Hiroyuki Okada, Yasuyuki Hashimoto, Kohji Sakata, Toshiro Tsukada, Koichiro Ishibashi



End lecture 07 part a.

www.gigalogchip.com