Welcome to 7718 semester 1 2022 <u>Mixed Signal Electronic Circuits</u>

Instructor: Dr. Miki Moyal



Lecture 06
ADC Types
FLASH ADC



Lectures http://www.gigalogchip.com/lectures.html

#### Quick summary up to date



 $\left(\frac{2}{3}\right)4\cdot k\cdot T\cdot \gamma$ 



Lect 04



Agenda

## ADC Architectures – on going lectures

Flash ADCs

Flash – Design and Error Sources







**Common Aarchitectures** 

#### □ Flash ADC – This lecture.

□ Two Steps (Sub Ranging) ADC – if time allow.

Other ADC's

- □ SAR ADC
- Pipelined ADC
- □ Over Sampling ADC
- □ Folding/Interpolating ADC
- □ Algorithmic ADC
- □ Combined Parallel ADC

#### The ENOB: General trends





Green – Flash Red – Pipe Line Blue – Folding Pink – Open Loop Pipe line Sigma delta ADC ? (0-200MHz, 9-14bit)

□ SNDR (AC) Measured Converter S/N

- N Quantization
- D Distortions



Basic split

- □ Architecture suited for very *high input frequency* (less bits)
  - □ Flash ADC
  - □ Folding ADC
  - □ Open Loop Pipe Line can still have many bits
  - □ Time interleaved ADC
- □ Architecture for *high precision* (more bits)
  - □ Flash Sub Ranging ADC
  - □ SAR ADC
  - Sigma Delta ADC
  - Pipeline ADC
  - □ Time interleaved ADC

#### **Basic Split**

□ Architecture suited for very *high input frequency* (less bits)

- □ Flash ADC
- □ Folding ADC
- □ Open Loop Pipe Line can still have many bits
- □ Time interleaved ADC

□ Architecture for *high precision* (more bits)

- □ Flash Sub Ranging ADC
- □ SAR ADC
- □ Sigma Delta ADC
- Pipeline ADC
- □ Time interleaved ADC



# Rest of the slides will address only the FLASH ADC (and its types)

Semester / 1



#### Basic flash ADC

#### "Classic Mixed Signal"



What's a Comparator- done on prev. lectures.



□ It's a chain of gain stages (unlike op amp) to achieve fast response



December 19, 2022

Semester / 1



#### FLASH continue: Operation equation





FLASH continue: number of comparator needed

Total number of Comparators required is 2<sup>N</sup> - 1, where N is the resolution of the ADC

#### 

December 19, 2022

Semester / 1



FLASH - detail each element

- □ Comparator Offset
- □ Resistor Mismatches
- Power
- □ Speed limit first stage
- □ Signal Feed Through
- Gain
- Dynamic Range Max V<sub>ref</sub>
- □ Comparator Meta Stability (and speed)
- □ Following stages (bubbles)
- □ Clock distribution

אוניברסיטת אוניברסיטת דנו אניב דבו איניברסיטת עווע די אביב 7718-Lect 06

FLASH – design example

□ A good way to see the errors is to go over the flash design

## Task: Need to build: 8 bits Flash ADC

□ Assuming: □ Process 0.18um/1.8V □  $C_{ox} \sim 6 \text{ff}/u^2$ , □  $K_p = 20e - 6$ □  $K_n = 60e - 6$ 

 $K_n = \mu Cox$ 

We can control the rest: sizes , we are the artists..



## Step1: Choose an Architecture – our task

December 19, 2022

Semester / 1



#### FLASH – Architecture





Step 2:Design the Converter:(W/L) with Correct Accuracy:

Find/look for:

□ Accuracy:

where in the design Non Linearity is created

- □ Comparator offsets Random mechanism
- □ Resistor ladder Random





#### Design Example





Offset – at which V<sub>os</sub> the comparator switch without "effecting" lsb



December 19, 2022

Semester / 1

19



Comparator offset

Given process 180nm  $\Box$  C<sub>1</sub> is:

$$C1 = 5(mV / \mu)$$

We use the equation from prev.

 $\sigma(\Delta Vt) = C1 / \sqrt{Weff * Leff}$ 

But, now we need 3 Sigma's - so "no" error is created - yield

 $Vos \leq 3 \bullet \sigma (\Delta Vt)$  oopsss.. now yield is important...3..

Remember:

□ Could be the biggest problem: bad for low voltage technologies

December 19, 2022

Semester / 1



#### □ Implies L=0.18u W=325un

We assumed comp input stage was all..but got feeling how big can things be...

December 19, 2022

Semester / 1



Ladder Mismatches – Length Determinations





Need 1/2 LSB=0.196% R Length =937um

December 19, 2022

Semester / 1

22



#### Get Rid of Contact Errors







## Step 3. Power Dissipation



Power – An Estimation

Power (due to comparators 
$$l_{in}$$
)  

$$\rho = V_{OD} \times I_{comp} = V_{OD} \times 2 \times k \frac{W}{2L} (V_{GS} - V_T)^2 [2^n - 1]$$
For:  

$$K_n = 60E - 6,$$

$$L = 0.18\mu$$

$$W = 325\mu$$
and if  $V_{GS} - V_T = 0.1$ 

$$I_{DS} = \mu C_{ox} \left(\frac{W}{2L}\right) (V_{GS} - V_T)^2 \times 255 = 541\mu A \times 255 = 138mA$$
big assumption  
P= Without T/H, logic, clock, resistor ladder we re at 248mW

- □ Should we increase L? (keep WxL, drop Power?)
- □ Should we check real speed to get I?

□ Should we calibrate offset and not increase W/L?

Stop and re think: Isn't power based on I, shouldn't we look at speed first? For min I



And we didn't even start talking about thermal noises..etc..

We have R we have comp gm(I and w/I)...

So should be \*\*easy to check..\*\*

If in fs/2 we don't generate >1/2LSB..(from 4KTR, and 8/3KT/gm

What's the catch ? do all comp contribute ?



## Step 4. meet speed limits

Semester / 1

אוניברסיטת עויברסיטת דבו בעיוע העייב תלאביב עדו דוא-Lect 06

Speed Limit due to Front Stage – A Model



1st identify region of operation vds~0

$$I_{ds} = \mu C_{ox} \left(\frac{W}{L}\right) \left[ \left( V_{gs} - V_{th} \right) \cdot V_{ds} - \frac{1}{2} V_{ds}^{2} \qquad V_{gs} - V_{th} > V_{ds} \right]$$

December 19,

28

Speed Limit due to Front Stage – Acquisition Time



$$V_{\text{fs}}$$

$$V_{\text{fs}}$$

$$V_{in} = V_o(1 - e^{-t/RC})$$

$$V_{in} + \frac{\Delta}{2} = V_o$$

$$A = \frac{V_o}{2^n - 1} \qquad \forall V_{in} = 1 - \frac{1}{2(2^n - 1)}$$
Plug into [1] 
$$V_{in} = 1 - e^{-t/RC}$$

$$If \quad \frac{1}{(2^n - 1)} \approx \frac{1}{2^n} \quad \gg \quad t = RC \cdot \ln 2 \cdot (n + 1)$$
$$t = 0.693RC \cdot (n + 1)$$

or

8bits  $\gg RC \cdot ln(255 \cdot 2)$ 

need 6.23 RC's

n [bits]	# of RC's
4	3.46
8	6.23
10	7.62

VDD

December 19, 2022

Semester / 1

 $R = R_p \parallel R_n$   $R = C_T \quad C_T \quad C_T$ 





Speed limit due to front stage - calculation

 $C_{ox} = 6 f f / \mu^2$   $R = 50\Omega$  (an Assumption)

 $W_{L} = \frac{325}{0.18}$  From offset calculations W/L=325/0.18



Stop and re think:

- □ New buffer to drive low cap?
- $\Box$  Re-look at matching calibrate to reduce  $C_T$ ?

אוניברסיטת עועד דבו בעיוע עועד דל אביב עדואוער דיוא-Lect 06

Speed limit due to Front Stage – View





53.7MHz

But when is min to full scale Happen ?

Quick summary prev. lecture



ADC



Lect 04

#### Speed Limit: feed through speed







 $\frac{V_{mid}}{V_{in}} = \frac{\pi}{4} \cdot f_{in} \cdot R_{ladder} \cdot C$ 

Source : Esscirc 2002. Leuven

C total capacitance Find max input ladder R. for no effect on feed through

(After matching calculations are satisified).



#### An Example – reduce/removed feed through effect



Example: Cap stabilization 5b 1GS.s flash Source: Esscirc 2006 Helsinki univ, Olli Viitala



## Step 5. Spec of the needed comparator

December 19, 2022

Semester / 1



#### Comparator Gain – More in Comparator Design



2. After gain we need to also look at speed response

#### 3. Let's creat a Latch on Positive Gain



Before the invertor trips

More on Distortions – Variable BW – Flash Specific



capacitors	Saturation	Linear	Off
C gate to S	2/3Cox+Cov	1/2Cox+Cov	Cov
C gate to D	Cov	1/2Cox+Cov	Cov
C gate to B	0	0	Cox//Ccb+

$$HD_2 = \frac{V_o \omega C_1 R}{2\sqrt{1 + (2\omega C_0 R)^2}}$$

Source : Esscirc 2002 Leuven







## Step 6. Set the Maximum Dynamic Range



#### Dynamic Range – Max Vref

#### Full Scale Possible



 $V_{FS}$ =1.8-5%-0.7-0.3=0.71V (so we made error assuming 1v) In step 2.

 $V_{FS}$  limit the ladder full scale Limit the SNRD  $\rightarrow$  VLsb. Need to be maximized most times





- Limit the SNR
- Or 2 Comparator Type

Semester / 1

December 19, 2022



## Step 7. Clock – Jitter Requirement Set Requirements



#### Flash Clock Distribution Errors





Step 8. Digital design – can we help the analog ? What can we do there..



#### **Error Correction**



## Bubble error look at your neighbour Won't correct two errors

Semester / 1

Design Check – Are We Satisfy? Lets look at the FOM value..

Definition 2.

 $FOM = \frac{P}{2^{ENOB} \times 2 \times ERBW}$ Energy over Decision =  $\frac{Power}{SamplingRate \cdot 2^{Nbit}}$ 

(FOM = 17 is high→ 248mw / (57e6 x 255)= 17e-12

(248 from 138 x VCC.)

Since nothing works well.. How about other architectures ?

December 19, 2022

Semester / 1



Last lect

Question...

□ Why does this circuit reduces capacitance of T/H and help drive the large capacitance of the ADC ?



continue

FLASH ADC ARCHITECTURE

ALTERNATIVES- \*\*2 Step\*\*

## ALTERNATIVE DESIGNS OF FLASH ADC

Errors: Meta stability- quick re-look.

**Differential Architecture** 

Charge Flash architecture

#### Meta stability

Metastable

Voo

VONT

state

#### Ref.: IEEE JSSC, vol. 31, pp. 1132-1140, Aug. 1996, 7-b 80-MHz flash ADC

Metastability error: occurs in ADCs when undefined comparator outputs pass through the encoder to the converter output bits.



Key: No one is immune

even a slow system should have fast comparator

X means far from 0 or V+ (~vdd/2) You can't design it out You can reduce its occurrence



Vout=A(Vin-V3)=vdd/2 ?

### **Differential Designs**

Differential /improved implementation FLASH architecture

**Differential Design** 

Capacitive Charge FLASH

#### **DIFFERENTIAL-details**



### DIFFERENTIAL

## INL GOES TO 0 In the middle Signal is doubled routing is harder

#### Simple to make differential comparator





## CAPACITIVE CHARGE FLAH

Architecture Alternative: Capacitive Charge ADC

Can we use an inverter as simple gain stage Use capacitors to transfer Vin-Vref x gain.

Why?

Inverter is a digital cell no special process needs It draw 0 DC current (power) very fast and simple, power is lower..

the reason...(Offset cancellation is build in)!

simpler comparator

Example: Create the ladder codes.



Source: Fairchild Data sheet

Operation- Inverter chain- as gain stage







Insert the second level - Subtraction and gain





Insert the second level - Subtraction and gain



#### Speed

Speed Estimation:

6 bit ADC, no S/H At L min130 nm (Cox ~ 13ff/uu) can get to 1-2 GHz – Flash "only"

Example: Input Delay= 150ps (5.5/2piRCin + RladderCgs/2 to drive 63 comp/calibrate) + 250ps comparator + 100ps logic (25ps/gate) = 500 ps max Possibly latch after comp and save some of the 100ps. ( 50ps)

Sample at 2.0GHz max through put (Input frequency) twice the min delay ~ 1 GHz

#### FLASH ADC- SUMMARY

Bad-Good

Monotonic

Very fast, No amplifiers, Resistors can match well to 10b

Design:

Big input capacitance

Comparator offset is an issue

Clocking routing sampling time

Meta stability

Decoding to avoid bubbles

If S/H is used – Distortion added

Hardware:

Exponential in complexity

High in power for 7 bits or more (127 comparators)

Could lead to large die size

References may need to be filtered from kick back

Medium: to scale down in technology  $\rightarrow$  power supply!

Power ~ 2 to N

Area ~2 to N

Cin  $\sim 2$  to N

R ladder  $\sim 2$  to N

Here N is an increase of effective resolution

Since Flash silicon Area and Power grows exponentially How about different architecture

## Sub-ranging ADCs

Lect 05

ADC Architecture Options: Sub-ranging (2-Step) ADCs



## Two-step: subranging ADC



Source: BRCM

Lost time- Need twice the time and S/H. Resistor get glitches now impedance is important New many switches ( 2 to the N – M Coarse connection )

Lect 05

Sub ranging ADC FOM History



2006 → 6b & 1Gs/s (90nm CMOS)

2007 → 10b & 160Ms/s (90nm CMOS)

2008 → 5b & 1.75Gs/s (90nm CMOS)

Operation details : how to reduce number of comparators

#### Vin T&H Coarse Reference Ladder ADC Vrefp Ş · · Nout Control ENCODER Fine ADC -----Switch + Matrix Vrefn

## Sub-Ranging ADC Basics

Conversion is done in two steps • coarse ADC determines the region of the ladder the fine ADC will use • regions can overlap to produce the redundancy that relaxes the offset requirement for the coarse ADC • for the fine ADC – strict offset requirements

Fine is waiting for the Coarse (MSBs) – need S/H How to partition ? 10 bit can use 31 comparators for Coarse and 32 for fine = 63 instead of 1024 Or 63 for coarse ( 6 bit) and 15 for fine ? Summary: : Sub-ranging ADCs

- Power efficient
  - Two low resolution ADCs operating in a pipeline manner
- Reduced speed
  - Throughput can be still very high
- T&H is inevitable
  - The most critical component in the architecture
  - Loading is relaxed
- Residue generation
  - Needs M+N bit accuracy
- Interleaving is possible
- State of FOM is around 0.5pJ/conv



#### SH Versus clocked flash

Encode ROM

2<sup>№</sup>-1 AMP

CMP



Use pre gain comparator – Option

Error correction logic

ROM Grey encoder

Now task is on the clock to be accurate to all comparators

Offset Cancellation/reduction

Select 7I for maximum offset possible



Source: KU Leuven

#### Alternative offset cancellation



Figure 2: Architecture of offset cancel circuit.

Offset Calibrating Comparator Array for 1.2-V, 6-bit, 4-Gsample/s Flash ADCs using 0.13-um generic CMOS technology

> Hiroyuki Okada, Yasuyuki Hashimoto, Kohji Sakata, Toshiro Tsukada, Koichiro Ishibashi

Easy to do in start up.

We can go wild with good ideas:

Find offset connect comparator to different point on the ladder

Add small DAC to each comparator find trip point (Feed back)- last foil.

Remember the offset in digital code and offset the digital information



END lect 06