



Welcome to  
046188 Winter semester 2012  
Mixed Signal Electronic Circuits  
Instructor: Dr. M. Moyal

## Lecture 06

### **DIGITAL TO ANALOG CONVERTERS**

Transfer Function  
DAC architectures/Examples  
Calibrations

[www.gigalogchip.com](http://www.gigalogchip.com)

# Agenda



Transfer Function  
DAC architectures  
DAC Example  
Calibrations

# Transfer Function



**DAC Basics: D/A conversion does not change the Spectrum of the input signal**

**Equation (Binary weighted DAC)**

Example

A 4 bit DAC having  $n=4$  bits will have 4 digital inputs from 0000 to 1111. (0-15)

$$\mathbf{V_{out} (Fscale) = V_{ref}(1/16) \times [ B_0 \times 1 + B_1 \times (2) + B_2 \times (4) + B_3 \times (8)]. = 15/16 \times V_{ref}}$$

Can also be called “multiplying dac”

$B$ 's is a digital code, it is assumed a 0 value or a 1 value ( digital codes)

$V_{ref}$  is a reference set by design to control the output range (supply range is the limitation,  $\sim V_{dd}-0.6$ )

The minimum step is assume when  $B_0=1$  all other  $B$ 's are 0! Is the Least significant bit (LSB).

# Transfer Function (TF)



A n bit DAC will have the following expression  
n is the resolution

n bit CONVERTER (DAC)

$$V_{out} = \left[ B_0 \cdot 2^0 + B_1 \cdot 2^1 + B_2 \cdot 2^2 + \dots + B_{n-1} \cdot 2^{n-1} \right] \cdot d$$

$$d = \frac{V_{REF}}{2^n}, \text{ or } \frac{V_{FS}}{2^n}.$$

$$V_{out} = \sum_{m=0}^{n-1} \left[ B_m \cdot 2^m \right] \cdot \frac{V_{REF}}{2^n}$$


$B_m \in$  ARE CODES,  $\emptyset$  or 1

**$B_0$  – is the lsb digital control**

**$B_{n-1}$  – is the MSB digital control**

**We set  $V_{ref}$ , limited by process maximum range**

# Ideal TF plot







Digital code

*Output = Digital Code x Vref (analog)*

*Multiplication of analog value by Digital Fraction*


*Fraction multiplication is done using Matched resistors, Current, or Capacitors*

# Misc..Frequency domain in sampling



$$C_x(n\omega_0) = \frac{1}{T_0} \int_{-T_0/2}^{T_0/2} s(t) e^{-j2\pi n t/T_0} dt$$

$$|C_x(n\omega_0)| = \frac{1}{T_0} \int_{-T_0/2}^{T_0/2} A e^{-j2\pi n t/T_0} dt = A \omega_0 \frac{\sin(\pi n \omega_0 T_0/2)}{\pi n \omega_0 T_0/2}$$



$$s(t) = C_0 + \sum_{h=1}^{\infty} 2C_h \cos(h\omega_0 t)$$


$$C_0 = \frac{1}{T_0}$$

$$C_h = A \omega_0 \frac{\sin(\pi h \omega_0 T_0/2)}{\pi h \omega_0 T_0/2}$$


$$X_s(\omega) = s(\theta) \cdot X(\omega) = C_0 X(\omega) + 2C_1 X(\omega) \cos(\omega_s t) + 2C_2 X(\omega) \cos(2\omega_s t)$$

$$= C_0 X(\omega) + C_1 X(\omega \pm \omega_s) + C_2 X(\omega \pm 2\omega_s) + \dots$$

<p><b>23.7</b> <math>f(x) = \begin{cases} 1 &amp; 0 &lt; x &lt; \pi \\ -1 &amp; -\pi &lt; x &lt; 0 \end{cases}</math></p>	
$\frac{4}{\pi} \left( \frac{\sin x}{1} + \frac{\sin 3x}{3} + \frac{\sin 5x}{5} + \dots \right)$	<p>Fig. 23-1</p>



# DAC output: Frequency Domain – sine response no analog filter






# $|\text{Sin}x/x|$ means what !

**Example:**

**If  $f_{in}$  lies at  $\frac{1}{4} f_s$  ! (  $f_s=1\text{MHz}$  and  $f_{in}=250\text{KHz}$  )**


**$\text{Pi} \times \frac{3}{4} = 135 \text{ deg.}$**

**$\text{Sin}(135) / 3.14 \times \frac{3}{4} = 0.707/2.355=0.3$**






# Type of mis-matches- I sources




a) No error b) Gradient c) Random d) Single point



Horizontal




Horizontal/Vertical




Shuffle design

# horizontal unit placement




Min-max=large..




**DNL**

**INL**




# Horizontal/Vertical unit placement




Min-max= $\sim 0.27$ lsb


## DNL



## INL




# Shuffle unit placement




Min-max= $\sim 0.25$ lsb

## DNL



## INL





	10	12	9	11	
	2	4	1	3	
	14	16	13	15	
	6	8	5	7	

**Keep background of edge unit identical  
Some goes to the extremem of 2 rows**



*Voltage mode: R Ladder and R-String DAC*



*The Basic R-2R DAC*

*R and I DAC*

**C DAC**

**Current (steering) DAC**

# Resistor-String DAC- basics








## RESISTIVE DIVIDER D/A CONVERTERS

- ❑ **Folded** resistive string
- ❑ **Parallel selection** of 8 different voltage taps
- ❑ **Tree** of switches to select one of the 8 voltage taps
- ❑ Features
  - 😊 Intrinsicly **monotonic**
  - 😞 **Corner** resistors difficult to implement
  - 😊 **Compact** layout



x8.13 in

University of Pavia

Integrated Microsystems Laboratory




98





## RESISTIVE DIVIDER D/A CONVERTERS

- ❑ Resistor matrix divides the reference voltage (XY selection)
- ❑ Output buffer required
- ❑ Features
  - 😊 High speed
  - 😊 Intrinsically monotonic
  - 😊 Up to 10 bits of resolution
  - ☹ Limitations due to the output buffer





## Resistor DAC- basics decoder build in





- ❑ The **reference voltage** is divided by a string of equal **resistors**
- ❑ A particular **voltage tap** is selected with a **tree** of switches
- ❑ The **input impedance** of the buffer is very high
- ❑ Features
  - 😊 Intrinsically **monotonic**
  - ☹ Sensitive to the buffer **offset**
  - ☹ **Delay** due to several switches in series

# Voltage mode: R Ladder and R-String DAC





**R string** - Easy to implement in CMOS, “large” die size (In use up 8-10b)  
A switch and resistor, digital selection, decoding, can be done with switch tree.


**Multiple R-String** allow increase in resolution ( keeping monotonic)  
With only doubling the R string. ( Holloway 84)  
Need only  $2N+1$  resistors not  $2$  to the power of  $N$ .

Speed is limited by amplifier input capacitance switch resistance and opamp BW  
Op1 op2, and op3 offset is a draw back

# THE BASIC R-2R DAC



## R-2R DAC




Smaller area in Resistors !

Willy Sansen 10-05 2013

*Motivation: lower area,  $12b=25$  resistors*

*No guaranteed monotonic, bad offset sensitivity*



*Operation- unipolar output:*

*msb*  $I(a6=H) = -V_{ref}/2R$       *only a6 goes H*  
 $I(a5=H) = -V_{ref}/4R$   
*lsb*  $I(a0=H) = -V_{ref}/128R$       *only a0=H*  
 $I_{total} = -V_{ref}/R - V_{ref}/128R$       *all switches to out=H*

*Bipolar output possible with an extra amplifier and the use of Vmid*



## R-2R key issues



*Very common architecture if thin film resistors are used ( Cecil 74)*

*Area efficient- Easy to increase resolution R-2R per bit*

*Monotonic is not granted*

*INL and DNL are closely coupled*


**Relatively Slow**

*“rule of thumb” : Matching requirement for the  $n$  th bit in the  $i$  th bit*

$$\Delta R < \frac{R}{2^{n-i}}$$



1) Switch resistance,  $V_{gs}$  voltage changes will effect mismatches





**2) Problem: Output impedance changes and get multiplied by amplifier offset  
Looking from the other side (opamp side)  $R$  looking back form  
the amplifier vary with code.**

**can we Fix the impedance issue**



## Architectures for Nyquist High-Speed D/A converters:


- R-2R ladder:
  - Area is reduced compared with resistor string
  - Simple design: equal resistor R-2R blocks, switches and current sources
  - Fixed output impedance
  - Accuracy is limited by matching of resistors and current sources
  - Poor power efficiency



Source: R V Plasshe



## 4-bit Current steering DAC



**Resolution limited by  
Mismatch in the  
Current sources !**


**Glitches !**

Willy Sansen 10-05 2015

Limit: Thermal/1/f Noise of  $I_{dac}$ , opamp ( $g_{min}$ ), and  $R_f$ .  
Speed: Fast-- as opamp unity gain Band width.



## DAC Implementation



$$V_{out} = -V_{ref} * (R / R_f * 64) * (1x_1 + 2x_2 + 4x_3 + 8x_4 + 16x_5 + 32x_6)$$

Iref is generated using op

Vout is only a function of code and Vref

Additional objective (for future technology generations): Low operating voltage 1.8 V

# Glitch control Coding schemes..:




Number	Sign + Magnitude	Twos Complement	Offset Binary	Ones Complement
+7	0 1 1 1	0 1 1 1	1 1 1 1	0 1 1 1
+6	0 1 1 0	0 1 1 0	1 1 1 0	0 1 1 0
+5	0 1 0 1	0 1 0 1	1 1 0 1	0 1 0 1
+4	0 1 0 0	0 1 0 0	1 1 0 0	0 1 0 0
+3	0 0 1 1	0 0 1 1	1 0 1 1	0 0 1 1
+2	0 0 1 0	0 0 1 0	1 0 1 0	0 0 1 0
+1	0 0 0 1	0 0 0 1	1 0 0 1	0 0 0 1
+0	0 0 0 0	0 0 0 0	1 0 0 0	0 0 0 0
-0	1 0 0 0	(0 0 0 0)	(1 0 0 0)	1 1 1 1
-1	1 0 0 1	1 1 1 1	0 1 1 1	1 1 1 0
-2	1 0 1 0	1 1 1 0	0 1 1 0	1 1 0 1
-3	1 0 1 1	1 1 0 1	0 1 0 1	1 1 0 0
-4	1 1 0 0	1 1 0 0	0 1 0 0	1 0 1 1
-5	1 1 0 1	1 0 1 1	0 0 1 1	1 0 1 0
-6	1 1 1 0	1 0 1 0	0 0 1 0	1 0 0 1
-7	1 1 1 1	1 0 0 1	0 0 0 1	1 0 0 0
-8		1 0 0 0	0 0 0 0	

Good around +/-0

- **Offset Binary.** Obtained starting to encode from the most negative number.
- **Sign Magnitude.** The MSB represents the sign, the others the absolute value.
- **1's Complement.** Negative numbers are obtained complementing positive numbers.
- **2's Complement.** Obtained from the offset binary complementing the MSB; negative numbers equal to 1's complement plus one.




# DAC Differential Architecture





## LSB Implementation

- 64 units
- **Sign** input is for **current direction**
- **CK** is to **latch the data**
- **Example:**  
• if **In** = 0 ,  
**V<sub>out</sub>**=0








# DAC Layout

- Hand layout to allow “shielding” of analog from digital
- Iout lines are in the middle
- Digital on the outside
- Area: Core <math>< 0.6 \text{ mm}^2</math> ( total <math>< 1</math>)





# Measured Results


## Transmitter Harmonic

WITHOUT DYNAMIC  
AVERAGING


2nd Harmonic at - 87dB

3rd Harmonic at - 78dB

5th Harmonic at - 87dB



# C DAC



Switch every  $\frac{1}{2}$  cycle to 0 and re start..


Output is valid only part of the time (switched) may need Hold switch  
Matching of capacitors set the INL / DNL

Limit: Noise  $KT/C$ , glitches

Speed: Fast-- as  $R_{on}$  of switch,  $v_{ref}$  settling, and  $C/2$  n time constant.


# I dac - binary

# I dac - thermometer



Could be non Monotonic- in transitions  
Simple decoder

“best” for speed => I<sub>out</sub> time constant



Monotonic- guaranteed

decoder complex



001	00000001
010	00000011
011	00000111 always one change
100	00001111

Source: B. Murmann Stanford

# Binary Vs. Thermometer - mismatch



Source : JSCC IEEE 1998 Chi-Hung 10b 500Mhz



Matlab 1000 simulations  
FOR THE SAME AREA


INL – THE SAME DNL – BIG DIFFERENE

Figure out the optimum place: how many binary bits and how many segmented bit

# DAC Response







Inaccuracy/offset



Capacitive charge


Partly Source: WilleSansen 2007

# Glitches and INL in Binary dac



If the glitches scale with code (and capacitance is linear) – Linearity is good

# Combined I dac - segmented




- Binary weighted section with  $B_b$  bits
- Thermometer section with  $B_t = B - B_b$  bits
- Typically  $B_t \sim 4 \dots 8$
- Reasonably small encoder
- Easier to achieve monotonicity

Source: B. Murmann Stanford



# Current (steering) DAC- removed opamp





Source : G. Gielen, K.U.L Leuven

# 2 option of DAC arrangements



Prove DNL eq...

## Segmented DAC INL DNL



$$\sigma_{INL} \approx \sqrt{2^{N-2}} \cdot \sigma_I < 0.5 \cdot LSB$$

$$\sigma_{DNL} \approx \sqrt{2^{N-T}} \cdot \sigma_I < 0.5 \cdot LSB$$

- DAC architecture has significant impact on DNL
- INL is independent of DAC architecture and requires element matching commensurate with overall DAC precision



## STATIC PERFORMANCE In Current-Steering D/A Converters

### DNL in binary D/A converters:

Worst case DNL for the midcode transition (MSB):

$$\sigma^2(\Delta I) = \sigma^2(2^{N-1}i_0 - (2^{N-1} - 1)i_0) = (2^N - 1)\sigma^2(i_0) \Rightarrow$$

$$DNL^{\max} = \frac{\sigma(\Delta I)}{i_0} = \sqrt{2^N - 1} \frac{\sigma(i_0)}{i_0} \text{ in LSB units}$$

### DNL in thermometric D/A converters:



DNL limited by the LSB a single  $i_0$  source is connoted or disconnected from adjacent code to code transitions:

$$DNL^{\max} = \frac{\sigma(\Delta I)}{i_0} = \frac{\sigma(i_0)}{i_0} \text{ in LSB units}$$


DNL < 0.5 LSB is guaranteed for as much as a 50% precision in the  $i_0$  sources



# Current source implementation




## Mismatch in MOS Current Sources




- Example
  - $W=500\mu\text{m}$ ,  $L=0.2\mu\text{m}$ ,  $g_m/I_D=10\text{S/A}$ ,  $A_{V_1}=5\text{mV}\cdot\mu\text{m}$ ,  $A_{\beta}=1\%\cdot\mu\text{m}$

$$\sigma_{\frac{\Delta I}{I_1}} = \sqrt{\left(10 \frac{\text{S}}{\text{A}} \cdot \frac{5\text{mV}}{10}\right)^2 + \left(\frac{1\%}{10}\right)^2} = \sqrt{(0.5\%)^2 + (0.1\%)^2} = 0.51\%$$





## Binary Weighted




Use twice the current on the bottom  
But only N channel switches (CML)

### Very Fast

Compact N latches ( but need to be sized up)  
 Linearity limited by MSB  
 DNL spikes: in some code transitions

# Thermometer




- Current source matching relaxed (DNL)
- Each stage is LSB equivalent in contribution
- For N bit,  $2^N$  latches, unit cells, wires
- Silicon area is large, depend on marching and routing
- Power supply grounding is important
- I deal: Can combine with Binary approach and leave some MSB as Segmented

# DAC with reduced Rout effect and filter




Fix the output impedance variations  
And add the « out of band » noise reduction filter





## LATCH AND SWITCH Minimization of glitches

- **Non symmetrical crossing point:** reduces current source drain spike
- **Reduced clock swing:** sets on-voltage for cascoding bias and reduces clock feed-through






L. Sumanen, *et al*, "A 10-bit High-Speed Low-Power CMOS D/A Converter in 0.2mm<sup>2</sup>", *Proc. of ICECS*, 1998





# Dac to output path



**Deglitcher & Filter to reduce out of band noise**  
**Set poles above maximum input BW**




# Calibration Methods

- 1) Make all I the same
- 2) Add error I
- 3) Dynamic Averaging



# Calibration Method 1





**End lecture 06**

[www.gigalogchip.com](http://www.gigalogchip.com)