

Welcome to
7718 semester 1 2022
Mixed Signal Electronic Circuits

Instructor: Dr. Miki Moyal






Lecture 05

Converters basic theory and definitions

1. System applications, rate
2. Definitions: SNR, ENOBs, DNL, INL..

ADC converter building blocks



Noise: random, systematic

The Output Rate: “MS/s” definition

- ❑ **It's the Rate of the digital bits that are coming out**
- ❑ Depends on signal input maximum BW
mostly it's the clock rate (non over sampled system)
- ❑ The maximum data input frequency can be $\frac{1}{2}$ of this

An Example:

500MS/s → means maximum input signal is half of this about 250MHz


Output clock rate is 500MHz

Applications

Some Mixed Signal Applications

- ✓ Wireless LAN – 1-100MS/s, 6b-11b
- ✓ Magnetic storage – 0.2 – 1GS/s , 6b-8b
- ✓ xDSL – 1MS/s – 100MS/s 11b-14b (30 MHz ADC)
- ✓ Ultrasound – 40MS/s 8b-12b (20 MHz ADC)
- ✓ Digital TV – 20MS/s 8b-10b (base band)
- ✓ Handy- GSM – 400MS/s 12b (base band)
- ✓ CATV decoder –10-20MS/s 8b-10b (modem ADC)
- ✓ HDTV – 50-100MS/s 10b
- ✓ 1-10GbaseT – 130MS/s-840MS/s 7b-9b
- ✓ Videos, Audios...etc.. etc..



Example: ADC DAC in wireless system



• Antenna length forces high frequency mod.

Old codecs, voice music..
 DSL front ends – multi bit , one bit(CDRs)
 Wireless ADCs
 Sensing : X ray detection, ultrasounds


Example: DSL AFE Architecture



Basics definitions

- ❑ Quantization noise (Q_n) and Harmonics
 - ❑ Q_n for Dual Tones
- ❑ SNR – Signal to Noise
- ❑ DR – Dynamic Range
- ❑ Distortions:
 - ❑ DNL
 - ❑ INL
 - ❑ Missing codes
- ❑ SNRD – Signal to Noise + Distortions
- ❑ ENOBs – Effective Number of Bits
- ❑ SFDR – Spurious Frequency Dynamic Range
- ❑ Clock Phase Noise – Jitter
- ❑ FOM – Figure of Merit


Basics ADC




Basic Model

And.. Non linearity

Basics DAC




The making of ADC



- ❑ ADC deals with 2 signals analog inputs and digital outputs.
 - ❑ $X(t)$ is continuous time input signal
 - ❑ $X(n)$ is discrete time signal. Defined by sampling interval T .

$X^*(t)$ is a discrete signal output

Sampling process



$$x^*(t) = \sum_{n=-\infty}^{\infty} x(t)\delta(t - nT)$$

Where:

$$\delta(t) = \begin{cases} 1, & t = 0 \\ 0, & \text{elsewhere} \end{cases}$$

Math. model

Sampling with a delta function

Sampling- A Step Back At Fourier Transform

Fourier Series

If $x(t)$ periodic ($f_0 = \frac{1}{T_0}$)

$$C_x(nf_0) = \frac{1}{T_0} \int_{-\frac{T_0}{2}}^{\frac{T_0}{2}} x(t) e^{-j2\pi n f_0 t} dt$$

$x(t)$ can be written as:

$$\sum_{n=-\infty}^{\infty} C_x(nf_0) e^{j2\pi n f_0 t} \quad -\infty < t < \infty$$

$$= A_0 + \sum_{n=1}^{\infty} A_n \cos 2\pi n f_0 t + \sum_{n=1}^{\infty} B_n \sin 2\pi n f_0 t$$

$$C_x(nf_0) = A_n - jB_n$$

Any periodic signal can be constructed from sum of sin waves.


The power (or PSD) density is:

$$S_x = \int_{-\infty}^{\infty} |C_x(nf_0)|^2 \delta(f - f_0) df = \text{Power}$$

Triangle wave

0, $8/\pi^2$, $8/9\pi^2$, $8/25\pi^2$

Only non even..



Any periodic signal can be constructed from sum of sin waves.


The power (or PSD) density is:

$$S_x = \int_{-\infty}^{\infty} \underbrace{|C_x(nf_0)|^2 \delta(f - f_0)}_{G_x(p)} df = \text{Power}$$

Also the power in t domain

$$\frac{1}{T} \int_{-\frac{T}{2}}^{\frac{T}{2}} (x^2(t))^2 dt$$


POINT A!



$$X_s(t) = X(t) \cdot \sum_{n=-\infty}^{\infty} \delta(t - nTs), \quad \int_{-\infty}^{\infty} \delta(t) dt = 1$$

Also, since $\delta(t)=0$ everywhere, except at $t=0$

$$X_s(t) = \sum_{n=-\infty}^{\infty} X(nTs) \delta(t - nTs)$$



$F[\bullet]$ » Defined as Fourier operation

$$F[X_s(t)] = X_s(f) = X(f) * F \left[\sum_{n=-\infty}^{\infty} \delta(t - nTs) \right]$$

$$f_s \cdot \sum_{n=-\infty}^{\infty} \delta(f - n f_s)$$

Need to be prove

$$X_s(f) = f_s \cdot \sum_{n=-\infty}^{\infty} X(f - n f_s)$$

$$f_s X(f) + f_s X(f - f_s) + f_s X(f - 2f_s) + f_s X(f - 3f_s) + \dots$$

$$f_s X(f + f_s) + f_s X(f + 2f_s) + f_s X(f + 3f_s) + \dots$$

Sampling: The Shannon theorem

The Shannon Theorem says:

“If a signal $x(t)$ has a Limited Bandwidth $(-BW, BW)$, it can be univocally determined by its samples $x(nT)$ if the Sampling frequency is at least twice the bandwidth:


$$f_s = \frac{1}{T} \geq 2BW$$




Shannon
1949

Note:

- Limited Bandwidth is a **Necessary but not Sufficient** condition
- $1/T \geq 2BW$ is only a **Sufficient but not Necessary** condition



Converter building blocks




Typical ADC path (Nyquist Conversion)

- 1) Not all converters needs Sample/Hold
- 2) Not all Converters needs LPF, However some also use BPF (or DC remover)
- 3) F_{signal} coming to the converter is Bounded.
- 4) ADC output may or may not have reduced folding – but it has noise

KEY: How each component works, its transfer function, what is the optimum ?
 first to the definitions ! (lect. 2)

CLASS OF CONVERTERS

Nyquist converter



Nyquist converter: max speed lowest clock
 $2f_m(2x\text{BW}) < f_s$ **$2f_m$ very close to f_s .**

Remember:

S&H not always needed

LPF: Not always needed



Nyquist
1928


Over sampling converter

over sample converter:


max speed lowest clock $2f_m < f_s$

$$x_2 \gg 2x_1$$

$$f_s \gg 2f_m$$



What for ? In later lectures




$2f_m \text{ much lower } \rightarrow f_s.$

We sample many time over (16x..1024x..)

Exception to the rule ?

- ❑ But... when is N_q random, do not sample at exact points..




- ❑ Sample rate not repeated close to signal frequency or N_q . will not have enough information..

Converters definitions

- ✓ Resolution
- ✓ Quantization Noise (Q_n) and harmonics
- ✓ Q_n for dual tones
- ✓ SNR
- ✓ Distortion:
 - ✓ Missing codes
 - ✓ INL/DNL
- ✓ ENOBs and SFDR definitions
- ✓ Clock jitter
- ✓ Thermal and $1/f$ noise
- ✓ Supply noise and substrate noise
- ✓ Mismatches

Resolution

- It's the measure of number of digital bit at the output of the converter (ADC).



- Its not an indication of the quality of the converter (bits may or may not move).
- The number of bits of the digital code is finite, namely n .

For n bit we have 2^n Possible levels
and $2^n - 1$ Possible steps

Resolution, contouring



(a)

8 bit

(b)


4 bit

(c)

3 bit

**Resolution required in dark parts,
image signals are very sensitive to local resolution loss, e.g DNL.**

Application location and data rate and resolution




Quantization noise - error

- ❑ The number of bits of the digital code is finite, namely n .
- ❑ For n bit we have possible codes each code represent a given **Quantization Level**.
- ❑
- ❑ The error due to the Quantization is called the **Quantization Error** and ranges between \pm half Quantization Level (LSB).
- ❑ **This error is a consequence and a measure of the finite ADC resolution.**

Possible Codes = 2^n




- ❑ **Digital bits are limited: 9, 10, 16 etc..**
- ❑ **Therefore can't represent the input signal perfectly: error**
- ❑ Quantization LSB error can't be higher then the resolution vice versa is possible

Uniform Sampling and Quantization



- Most common way of performing A/D conversion
 - Sample signal uniformly in time
 - Quantize signal uniformly in amplitude
- Key questions
 - How much "noise" is added due to amplitude quantization?
 - How can we reconstruct the signal back into analog form?
 - How fast do we need to sample?
 - Must avoid "aliasing"

Quantization noise




Digital value – input(t)

□ *Input minus output after gain and offset errors are nulled*

Continue model and overload

model



clipping


Quantization noise calculation = N_q

- Assuming the input signal has uniform density function over each code bin then quantization noise is well approximated by uniform distribution and white spectrum

Quantization Noise Power

- deterministic approach (assume input is a ramp)
- stochastic approach (assume rapidly varying input)

probability density function



(it's a uniform distribution.)

rms value of quantization noise is (noise has zero-mean):

$$V_{n(rms)} = \left[\int_{-\infty}^{\infty} x^2 f_n(x) dx \right]^{1/2} = \left[\frac{1}{V_{LSB}} \int_{-\frac{V_{LSB}}{2}}^{\frac{V_{LSB}}{2}} x^2 dx \right]^{1/2} = \frac{V_{LSB}}{\sqrt{12}}$$

quantization noise power is:

$$\frac{(V_{LSB})^2}{12}$$


- this noise power is spread between $-f_s/2$ and $f_s/2$

$$N_q = \frac{V_{LSB}}{\sqrt{12}}$$

approximately 1/3 of an LSB !

$$V_{n(rms)} = \left[\int_{-\infty}^{\infty} x^2 f_n(x) dx \right]^{1/2} = \left[\frac{1}{V_{LSB}} \int_{-\frac{V_{LSB}}{2}}^{\frac{V_{LSB}}{2}} x^2 dx \right]^{1/2} = \frac{V_{LSB}}{\sqrt{12}}$$

Just another way



Quantization noise Calculation – in term of full scale

- ❑ Full scale voltage is the parameter we're interested in.
- ❑ To maximize or distribute all the available codes we split the full scale (V_{pk}) to all the possible codes.

$$V_{fs} = V_{LSB} \cdot 2^n - 1$$

Substitute into the quantization noise Eq.

$$Nq = \frac{V_{LSB}}{\sqrt{12}}$$


↓

Quantization
Noise

$$n_Q^2 = \frac{VFS^2}{12 \cdot 2^{2 \cdot Nbit} - 1}$$

↓

- ❑ A Sine wave for example at the end point (slowly moving input) may not be uniform enough over the code bin.



Quantization noise density – An Example

How far does it spread and how does it depend on frequency?

The quantization noise spreads to the half of the clock frequency. ($\pm f_s/2$)

That is to say we can define quantization noise per root hertz. And now get the total noise for a fixed Band Width that we operate in. (a must for non Nyquist converters)

Example1 :

a) If LSB is 1 mV and we sample at 2 MHz: 288uV is spread over 1 MHz. which means $0.288\mu\text{V}/\sqrt{\text{Hz}} \rightarrow 288\mu\text{V}/\sqrt{1\text{e}6}$ (Qnoise)

b) If we sample at 16 MHz the quantization noise density is : 0.101 uV/sqrHz $\rightarrow 288\mu\text{V}/\sqrt{8\text{e}6}$



Conclusion

Good to increase the sampling clock we profit: (in density)
If we define $10 \log (f_s / f_{\text{signal}} BW)$ we gain = 3dB/octave !

Example2 lets say we only look at 1MHz band (we have magic filter)

10 bit ADC with **BW=1MHz** and 2MHz sampler quantization noise is: $\sim 288\mu\text{V}$ (1volt)

10 bit ADC with **BW=1MHz** and 16MHz sampler quantization noise is: $\sim 288\mu\text{V}/2.82$




$10 \log 8$

Quantization harmonics

Can quantization produce non linear output signal? – Yes.- in advance notes

We measure its Harmonics ? Non linearity's ?



Elements of Transfer Diagram for an Ideal Linear ADC

SNR

SNR Definition


- ❑ *In telecommunication the output quality is measured in term of Signal to Noise Ratio (SNR)*
- ❑ *Definition: SNR is defined as the ratio of output signal, so power to the base band noise power at the output No. Including Quantization, Harmonics (sometime not), and all Flicker Thermal Jitter noises.*

$$SNR = 20 \log \frac{V_{in(rms)}}{V_{q(rms)}}$$

- ❑ *What are the units ?*

Sine wave – SNR due to Quantization noise

Sin Wave, $V_{in} = A \sin \omega t$



□ *Key: The noise is spread: to +/- fs/2*

Signal Power = Mean Square Root

$$v_{in}^2 = \frac{1}{2\pi} \int_0^{2\pi} A^2 \sin^2(\omega t) dt = \frac{A^2}{2}$$


out

How is A related to LSB? Δ

$\Delta = \text{LSB}$

$$N_q^2 = \frac{\Delta^2}{12}$$

$$\Delta = \frac{2A}{2^n - 1}$$



$$SNR = 10 \log \frac{A^2/2}{A^2/12} = \frac{A^2 \cdot 12 \cdot 2^{2n}}{2(2A)^2}$$

$$= \frac{12}{8} \cdot (2^n)^2$$

$$20 \log 2^n + 10 \log(3/2)$$

$$SNR = [6.02 \cdot n + 1.76] \text{ dB}$$

From Bits

From 3/2

Remember:


- But it is not exact for 1-4 bit there is some deviation (1bit: 6.31dB instead of 7.78 dB)
- Above 4 bits the error is in the second digit point of the SNR

Example: SNR 1 bit converter exact calculations

Above 1 bit becomes messy
 To fft
 But it is the correct way..

Example 2. - 046188

SNR - 1bit EXACT.



① "one method" $\Delta = \frac{1}{2}, \frac{V_{fs}}{2^n} \Rightarrow \frac{2 \times \frac{1}{2}}{2^1} = \left(\frac{1}{2}\right)$

$SNR \Rightarrow \frac{A^2}{\frac{A^n}{12}} = 20 \lg \frac{A}{\frac{V}{\sqrt{12}}} \text{ OR } 6.02n + 1.76 \text{ dB}$
 $= 6.02 + 1.76 = 7.78$

EXACT $SNR = \frac{P_0(\text{signal})}{P_0(\text{noise})}$
 $\left(\sqrt{\frac{2}{\pi^2}} \right) = 0.450V$


$P_0(\text{signal}) \Rightarrow \text{FFT}$

$P_{0 \text{ total}} = \frac{1}{T_0} \int x^2 dx = \frac{1}{T} \int_0^{T/2} \left(\frac{1}{2}\right)^2 dx = \frac{1}{4}$

$SNR = 10 \lg \frac{\left(\frac{2}{\pi^2}\right)}{\left(\frac{1}{4} - \frac{2}{\pi^2}\right)} = 10 \lg \frac{0.2025}{0.0475} = 6.28 \text{ dB}$

Signal at first
 harmonic = $\sqrt{2/\pi^2}$

Total OUTPUT power square
 wave = 1/4



An example


example:

100mV sine wave is applied to an Ideal 12b converter which has its maximum range at 1V.
Find the SNR of the digitized output, plot it (remember n = converter number of bits)

$$LSB = \frac{1}{2^{12} - 1}$$

$$SNR = [6.02 \cdot n + 1.76] = 74dB$$

$$SNR = 10 \log \frac{\left(\frac{0.1}{2}\right)^2 \cdot 12}{\frac{1}{2^{12 \cdot 2}}} = 60dB \quad \rightarrow \quad 10 \log \frac{A^2/2}{A^2/12}$$




Same as:

100mV is 14dB below 0.5V ($20 \cdot \log 5$)

$$= 74 - 14 = 60dB$$


Plot SNR Vs. sine amplitude



*Some input are not sine waves but have much higher signal peak to RMS value. complex waveform QAM
 In that case SNR_{pk} represent the peak value to the RMS noise..*

Summary

Signal-to-quantization ratio



Quantization energy in the frequency domain is modeled as “white noise” with a flat spectrum
The SN_QR is an energy ratio.

DISTORTIONS IN CONVERTERS

How to calculate distortion

Methods

- Fourier transform of the output points 1
- Evaluate with Numerical Polynomial of the data point 2
- Evaluate the INL (and DNL) – make sensible decision 3

Results

- 1 is most accurate also random errors possible
- 2 is accurate but tedious (need to look at the errors
- 3 is very quick feeling on what's going on (worse case only)

Next few pages: we look at method 3.


DNL

DNL Definition- differential non linearity

- Differences between two adjacent output digital or analog compared to a step size of LSB weight.

Mathematically Definition of DNL

$$DNL_i \triangleq \frac{V_{i+1} - V_i}{V_{LSB}} - 1 = INL_{i+1} - INL_i$$



INL – DACs and ADCs errors (systematic)

Distortion:
 Missing Codes, (INL/DNL)

INL Definition

- ❑ The Deviation of output code or output signal from straight line drawn from 0 and full scale

Once Gain and Offset are corrected we calculate the errors called Integral Non Linearity (INL)
INL leads to Harmonic distortions !

Monotonic:


- ❑ The output never decreases with increase of code or signal if $INL < 1$ LSB the converter is monotonic - no missing codes.

Mathematically Definition of INL


$$INL_i \triangleq \frac{V_i - V_{off}}{V_{LSB}} - i + \frac{1}{2}$$

Errors graphically



Errors in Converter



Extreme Linearity Errors




Trim V_{ref} or Code a



For ADC X Produces Code \hat{X}
For ADC \hat{X} Produces Code X

8I does not use the current elements from the 7I sections therefore the 8I can be lower or higher and become a missing codes

DNL and INL: example2



<1 LSB DNL does not implies less than 1 LSB INL

DNL/INL


INL is measure of worst case distortion

However,

We do not know how and where the DNL/INL – its defined in DC !!! only is corrupted therefore only FFT is accurate.

INL is a close call indication of linearity (THD)
 (remember should we extent the INL/DNL to AC)?

- <1 LSB INL implies less than 1 LSB DNL
- <1 LSB DNL does not implies less than 1 LSB INL



INL related to DNL – Yield

The Relationship Between the 2:

$$INL_i = \sum_{k=-N_{out\ Max}}^{i-1} DNL_k$$

$$DNL_i \triangleq \frac{V_{i+1} - V_i}{VLSB} - 1 = INL_{i+1} - INL_i$$

If INL/DNL are not linear/equal, due to elements in the analog blocks, they are systematic, we made a mistake either in the design or mismatch in silicon (resistors/current source)

→ Yield is effected – calculate it (unless you made design error)

INL Related to DNL – YIELD

The Relationship Between the 2:

$$INL_i = \sum_{k=-N_{out\ Max}}^{i-1} DNL_k$$


$$DNL_i \triangleq \frac{V_{i+1} - V_i}{VLSB} - 1 = INL_{i+1} - INL_i$$

If INL/DNL are not linear/equal, due to elements in the analog blocks, they are systematic, we made a mistake either in the design or mismatch in silicon (resistors/current source)

→ YIELD IS EFFECTED – calculate it

INL/DNL- in class example

2v min point point



$\Delta = 0.91\text{v}$

$$V_{LSB} = (7.5 - 2) / 6 = 0.91\text{v}$$

$$DNL_i \triangleq \frac{V_{i+1} - V_i}{V_{LSB}} - 1 = INL_{i+1} - INL_i$$

0	undefined
1	1
2	0.5
3	1
4	1.5
5	0
6	1.5
7	undefined

We have 6 steps and 7.5 v clipping point

Use example from
(Source: B.Murmann Stanford)

Code (k)	DNL [LSB]	INL (LSB)
1	0.09	0
2	-0.45	0.09
3	0.09	-0.36
4	0.64	-0.27
5	-1.00	0.36
6	0.64	-0.64
7	undefined	0

SNRD (SNDR) , SNR+D

SNRD= signal / Total Noise can now be defined:

SNR + SND + all noises (jitter)..etc..

ENOBs

Definition of ENOBs

Linearity test:

- ❑ With a Line set by end points (on occasion is best fit) - DC measure – can we extend to AC?
- ❑ FFT the output – will tell it all.

ENOB is the Effective Number of Bits


$$ENOBs(\text{bit}) \equiv \frac{SNDR(\text{effective}) - 1.76}{6.02}$$

SNDR is the measured value


SNDR is measure of effective resolution (“real” of the converter)

N- Quantization
D- Harmonics

++Thermal Noises..


$$ENOB = \frac{S}{N + N_{INL}} = \frac{S}{N} \cdot \frac{N}{N + N_{INL}}$$

ENOBs Improvements




R.H. Walden, "Analog-to-digital converter survey and analysis," IEEE Journal on Selected Areas in Communications, vol. 17, no. 4, pp. 539-550, April 1999.

1.5bit/8yrs – slow improvement..

Dynamic Range DR and SNR, SNRD

DR definition = Maximum signal/min signal(were its berried in noise) in power.

SNR+D



DR may be bigger than SNR Pk
 $DR \neq SNR_{pk}$

FOM

- How To Define a Good?
- Figure of Merit (F.O.M)
- It combines “all“ parameters in one. !

FOM

Energy per conversion step! (Pico joules/conversion)

❑ Definition 1:

How to measure how good is a converter or the inverse (usually for DACs)

❑ Definition 2.


$$FOM = \frac{P}{2^{ENOB} \times 2 \times ERBW}$$

$$Energy\ over\ Decision = \frac{Power}{SamplingRate \cdot 2^{Nbit}}$$

- ❑ Energy per conversion step! (Pico joules/conversion)
 - ❑ P = Power (does Added element included PLL?)
 - ❑ ENOB = Effective number of bits but at full BW or DC?
- ❑ No Area? (Sometime you multiply by Vcc)
- ❑ Grain of salt: Because of technology and specs are different factor
- ❑ Number below 1 are good! (..12b/40Mw/5MHz)...

	All designs		High Frequency (above 500 MHz)	
	Average	Median	Average	Median
Energy per decision [pJ]	1.65	0.84	1.71	1.73
Figure of Merit [pJ*V]	7.40	5.48	5.55	5.58

FOM – An Example



Yun Chiu; Gray, P.R.; Nikolic, B., "A 14-b 12-MS/s CMOS pipeline ADC with over 100-dB SFDR", IEEE Journal of Solid-State Circuits, Volume: 39, Issue: 12, Dec. 2004

SFDR (vs. INL)

Definition of SFDR

- ❑ *Spurious Free Dynamic Range of a converter.*
- ❑ *Is the ratio of the largest Harmonic component to the signal component*
- ❑ *It's a good measure for differential structures and to evaluate mismatches DNL INL effect on ADCs*
- ❑ *Can be done AC to be even closer to reality (max BW operation)*
- ❑ *How Harmonics and INL do depend on each other?*

$$SFDR(dB) = -20\log(|INL|2^{-Nbits} + 2^{-1.5Nbits})$$

Source: R.V. Plassche

Remember:


- ❑ *The 1.5 comes from the “perfect” converter.*

In general we will try to keep all mismatches to below +/-1/2LSB

Key: Linearity (INL) Reduction on SNRD(ENOBs)

ENOB SFDR Vs. INL model

In reality since the converter is not accurate the INL/DNL can be inside the +/-lsb but the converter is not n bit converter !



$$V_{out} = V_{in}(1 + INL(LSB))$$

$$n_{reduction} = \frac{\log(1 + 3 * |INL|^2)}{2 \log 2}$$

Source: R.V. Plassche

The “INL +1” Needs.

In reality INL of LSB does not means the converter in n bit but more like $\sim n-1$.

Summary

Error

Possible Contributor

Quantization Noise



Design decision – how many bits

Distortions: DNL, INL, missing codes




Mismatches in the design including gnd
Maybe power supply or substrate noises

SNR
SNRD



Thermal noises
1/f noises,
clock jitter

FOM



Chosen architecture to meet all the above,
and optimum design

Back to converter definition – SFDR.

Converters with a good integral linearity usually give an SFDR that is larger than the signal-to-noise ratio of the system. To prove this statement, sup-

$$ENOB = \frac{SNDR_{measured} - 1.76}{6.02}$$



gated via a Taylor expansion of the $i_o = f(v_i)$ function in the equilibrium point:

$$i_o(t) = \alpha_1 v_i(t) + \alpha_3 v_i^3(t) + \alpha_5 v_i^5(t) + \alpha_7 v_i^7(t) + \dots \quad (1)$$


where the α_i parameters are determined from the particular circuit implementation. For a harmonic input of the type: $v_i(t) = v_m \cos \mu t$, and after grouping of the frequency components, (1) can be rewritten in the form:

$$i_o(t) = (\alpha_1 v_m + \dots) \cos \mu t + \frac{(8\alpha_3 v_m^3 + 10\alpha_5 v_m^5 + 7\alpha_7 v_m^7 + \dots)}{32} \cos 3\mu t + \left(\frac{2\alpha_5 v_m^5 + 7\alpha_7 v_m^7 + \dots}{32} \right) \cos 5\mu t + \frac{\alpha_7 v_m^7}{64} \cos 7\mu t + \dots$$


Look at coefficient of v cube. $\rightarrow 8/32=1/4$ 12dB..




THE CMOS TECHNOLOGY



Symbols of the MOS transistors



As of Today..



$$g_m = \delta I_D / \delta V_{GS}$$


transconductance

$$g_{ds} = \delta I_D / \delta V_{DS}$$

drain output conductance



$$g_{mb} = \delta I_D / \delta V_{BS}$$

substrate transconductance



F. Maloberti : Design of CMOS Analog Integrated Circuits - "The MOS Transistor"

1/33



$$Nq = \frac{V_{LSB}}{\sqrt{12}}$$

$$SNR = [6.02 \cdot n + 1.76] dB$$






Fig. Ex. 2.1 - c) - Normalized reference spectrum and d) effect of the INL.

Mini Summary:

some typ. numbers

CMOS tran.

$$I_{ds} = \mu C_{ox} \left(\frac{W}{2L} \right) (V_{gs} - V_{th})^2 (1 + \lambda V_{ds})$$

→ Keep Vdsat > 120mV

$$I_{ds} = g_m \cdot V_{gs}$$

→ gm = 1e-3

$$\sqrt{2\mu C_{ox} \left(\frac{W}{L} \right) I_{ds}}$$

Change of I due to change of Vin

Quantizers

$$SNR = [6.02 \cdot n + 1.76] dB$$

From Bits

From 3/2

$$ENOBs(bit) \equiv \frac{SNDR(effective) - 1.76}{6.02}$$

1V, 10bit adc: cant detect 1mv: 60dB

$$SNR = 20 \log \frac{V_{in(rms)}}{V_q(rms)}$$

$$Nq = \frac{V_{LSB}}{\sqrt{12}}$$

Quantization Noise

$$n_q^2 = \frac{V_{FS}^2}{12 \cdot 2^{2 \cdot Nbit} - 1}$$

$$\frac{1}{\pi f_{in} 2^n}$$


Jitter <=

n should be **effective number of bit**

For 14bit/10Mhz stay below 1.9pS.

$$v_n^2 = \frac{8 kT}{3 g_{m_n}}$$

CMOS Noise



Not easy to be below 5nV/sqrtHz.
Add 1/f, convert to I noise.. By multip.*gm



What's else ?-

Quick a little ****more**** advanced

Under sampling Converter

Sample at low clock converter: max speed lowest clock $2f_m < f_s$

baseband if not removed: **it is mandatory to filter before sampling!**



But: Design must take care of the fastest signal (slewing, BW is at f_m)

$$X_2 > 2X_1$$

Signals placed at high frequency with band limitation can be reproduced with low rate clock. Without contradiction to sampling theory. The original signal spectrum folds in the base band

BW of signal is the limitation only not location (BPF)

End of Lecture #05

Below:

**ADVANCED
TECHNIQUES**

Numerical Polynomial of the Data Point

Numerical Polynomial

$$y = f(x) \quad P_n(x) = f(x)$$

$$P_n(x) = \sum L_n(x)f(x)$$


Where:

$$L(x) = \prod_{\substack{k=0 \\ k \neq i}}^n \frac{x - x_k}{x_i - x_k} \quad \text{Error} = \frac{p^{n+1}}{(n+1)!} \prod (x - x_i)$$

Lagrange Polynomial

$$f(x) = f(x_0) + f(x_0, x_1)(x - x_0) + f(x_0, x_1, x_2)(x - x_0)(x - x_1) \dots$$

$$f(x_0, x_1) = \frac{f(x_1) - f(x_0)}{x_1 - x_0} \quad \text{Newton Form}$$



Build a polyn from Data

Construct:

$$f(x) = 1 + \alpha_0 x + \alpha_1 x^2 + \alpha_2 x^3 \dots$$

$$x = \cos \omega t$$

Generate the outputs for each code.
You construct a polynomial using the numerical data you look at the Coefficient of the polynomial with $x = \cos(\omega t)$.

Quantization Noise Harmonic Derivations

$$\mathbf{Error}(x) = \frac{T_s}{\pi} \sum_{n=1}^{\infty} \frac{1}{n} \sin[n\omega_x Y_{in}(x)] \quad \text{Quantization Error Spectra}$$

$$Y_{in} = \cos \omega_{in} t$$

$$\mathbf{Error}(t) = \frac{T_s}{\pi} \sum_{n=1}^{\infty} \frac{1}{n} \sin[n\omega_x \cos \omega_{in}(t)] \quad \text{Use Fourier Transform}$$

$$= \frac{T_s}{\pi} \sum_{k=1}^{\infty} a_{2k+1} \cos[(2k+1)\omega_n t]$$

$$a_{2k+1} = \frac{2T_s}{\pi} (-1)^k \sum_{n=1}^{\infty} \frac{J_{2k+1}(n\omega_x)}{n}$$

$$a_{2k+1} = \frac{2T_s}{\pi} (-1)^k \dots \quad \text{Harmonic Level}$$

$$J_{2k+1} = \text{Bent Function}$$

Conclusion

Result

$$a_3 = 2^{-n3/2}$$

Example

10 bit produces 15 bit harmonic sat, -90dB from full scale.

16 bit converter will have ~24x6.02dB third order distortions

Quantization Noise Harmonic More Than 1 Tone

Intermediation Distortions (IMD):

When we apply to a converter two signals f_1 and f_2 close in frequency. The amount of distortions due to the converter digitizing the signals is specified as :



$$\text{IMD} = 20\text{Log}_{(10)} \frac{\text{RMS sum of distortion terms}}{\text{Input (Volts, RMS)}}$$

where the distortion terms are given by

2nd-order terms: - $f_1 + f_2$, $f_1 - f_2$

3rd-order terms: - $2f_1 + f_2$, $2f_1 - f_2$, $f_1 + 2f_2$, $f_1 - 2f_2$

Quantization Noise Harmonic More Than 1 Tone



Example

10 bit produces "20 bit IM harmonic" IM_3 at -120dB from full scale.
Almost not to worry above 10bit

END Lect. 05