

Welcome to  
7718 semester 1 2022  
Mixed Signal Electronic Circuits

Instructor: Dr. Miki Moyal




## Lecture 02

### Noise, and mismatches in Mixed Signal

1. Basic circuit examples, and assignment 1
2. Noise
3. Mismatche

# Last lecture summary



1

$$I_{ds} = \mu C_{ox} \left( \frac{W}{2L} \right) (V_{gs} - V_{th})^2$$

2


Mathematical way to model non linear with lin ckt if..I same

$$g_m \equiv \frac{\partial I_{ds}}{\partial V_{gs}} \quad I_{ds} = g_m \cdot V_{gs}$$


$$g_{ds} \equiv \frac{\partial I_{ds}}{\partial V_{ds}} \quad r_o = \frac{1}{\lambda \cdot I_{ds}}$$

3

Just solve Kirchove eq.




4



$$V_o/V_{in} = -g_m \cdot R_o$$

$$g_{msat} = \sqrt{2\mu C_{ox} \left( \frac{W}{L} \right) I_{ds}}$$

$$g_{mwk\_inv} = \frac{I_{ds}}{KT/q}$$




Assignment #1

I put in the site..



Few words..

The CTLE

Few important analog circuits: basic in class analysis




$V_{out\_diff}/V_{in\_diff}$  ?



Difference between  
 $V_{inp} = -v_{inn}$   
 and  $2v_{inn}, 0$


Few important analog circuits: basic in class analysis



What's vout if Vin changed from 1.5-1.6V ?

optional

1. What is W/L of a round donut shape transistor?
2. Can you derive it?
3. What is it good for?




What's vout after long time ? 1Hr.

# Time for noise...

# Noise In resistors and CMOS transistors

Noise set the fundamental limits of performance

## Impact of Noise



[W. Kester, "ADC Input Noise: The Good, The Bad, and The Ugly. Is No Noise Good Noise?" Analogue Dialogue, Feb. 2006]


- In essentially all moderate to high-resolution ADCs, the transition levels carry noise that is somewhat comparable to the size of an LSB
  - Noise "smears out" DNL, can hide missing codes
- Especially for converters whose input referred (thermal) noise is larger than an LSB, DNL is a "fairly useless" metric



## Basics of Noise- “In time”

- ❑ Thermal energy in the device causes random charge carrier fluctuations, called Thermal Noise.
- ❑ Thermal Noise is considered a “white” noise source because its Power Spectral Density (PSD) is independent of frequency up to about  $f_t$  (or the BW of the device).

we observe Voltage or Current noise in time and construct the PDF function




Root mean square is a way to quantify noise and as density in nV (mV) per square root Hz.

Source: T.H.Lee

## Example: Resistor thermal noise

The Model



Wait.. what is the noise if there is no current ?  
Input referred ? Output referred ??

coulomb (symbol: C) is the **unit of electric charge**

□ Take  $kT = 26\text{mv} \times 1.6\text{e}^{-19} \text{ C} = 41.6 \text{ e}^{-22} \text{ v}^2/\text{ohm Hz}$

□ **The model is a resistor with a voltage source of  $4kTR$  units are  $\text{V}^2/\text{Hz}$**

Can Take the square root – noise density  $S_n$ )


$$V_T = \frac{kT}{q} = \frac{1.38 \times 10^{-23} \text{ J}\cdot\text{K}^{-1} \times 300 \text{ K}}{1.6 \times 10^{-19} \text{ C}} \simeq 25.85 \text{ mV}$$

$$V_{noise}^2 = 4 \cdot k \cdot T \cdot R \cdot \Delta f$$


$$1\text{K}\Omega \gg 4.09 \left( \frac{\text{nV}}{\sqrt{\text{Hz}}} \right)$$

can think the Vnoise is **\*\*rms voltage\*\***( its in a “bin”, density)

In class example TIA



## Noise versus frequency



Willy Sansen 10-05 045

I always take the density and multiply by the square root of the frequency range:  
 for 100Hz-10M = square root of (10,000,000-100)


Next: what if we have a filter ?

## Thermal Noise Basics – Noise at the output of an RC LPF

The thermal noise of a resistor is given by:

$$Vn_R^2(f) = 4kTR$$

The noise equivalent circuit of an RC LPF is:



The pole of the circuit is:

$$f_p = \frac{1}{2\pi RC}$$


We can now calculate the output noise power as:

$$\overline{Vn_{out}^2} = Vn_R^2(0) \cdot BWR = 4kTR \frac{\pi}{2} f_p = 4kTR \frac{\pi}{2} \cdot \frac{1}{2\pi RC} = \frac{kT}{C}$$


The noise charge on the capacitor has the variance:

$$\overline{Qn^2} = \overline{Vn^2} \cdot C^2 = kTC$$

### Integrated Noise of Resistor - 1



Willy Sansen 10.05.047



$$\overline{V_{R_S}^2} = 4kT R_S BW \frac{\pi}{2} df$$

$$\overline{V_{R_S}^2} = \frac{kT}{C_L}$$

$$C_L = 1pF \quad v_{R_S} = 65 \mu V_{RMS}$$

## Summary noise in R

Noise density (vsquare/Hz) depend on Temp and R

$$Vn_R^2(f) = 4kTR$$


Total noise Vrms=(integrated) depend on Temp and 1/C

$$\overline{v_{R_s}^2} = \frac{kT}{C_L}$$

$C_L = 1\text{pF} \quad v_{R_s} = 65 \mu\text{V}_{\text{RMS}}$

How about 100pF ?

In class example TIA



## Noise in CMOS transistors

- For MOS, We define 2 type of noises:
- **Thermal Noise** – White noise up to  $f_t$  of the device
- **Flicker Noise** – Low frequency noise ( $1/f$ , not so low for NMOS)


**It possible that in one mode or another  $1/f$  is almost nulled**

*In later lecture we will see that other type of definitions for noises – Phase Noise, Electron Noise (ENC), which are all derivatives or impacted from the basic Flicker and Thermal noise (Mixing)*

## Thermal noise and Flicker noise

- ❑ **Thermal noise:**
  - ❑ **Thermal energy in the device causes random charge carrier fluctuations, called Thermal noise.**
  
- ❑ **Flicker noise:**
  - ❑ **Results from random motion of charge over potential barrier (need a gate).**

## Noise of a diode is shot noise



$$\overline{di_D^2} = 2q I_D df \quad \text{is white}$$

$$q = 1.6 \cdot 10^{-19} \text{ C}$$

depends on  $I_D$ , not on  $T$


$$\text{for } I_D = 50 \mu\text{A} \quad \sqrt{\overline{di_D^2}} = 4 \text{ pA}_{\text{RMS}} / \sqrt{\text{Hz}}$$



## Transistor Thermal and 1/f Noise

Gamma a process number ~1-2)

on class derive I noise



$$I = 300 \mu\text{A} \Rightarrow g_m = 1 \text{e-}3$$

$$V = 2.7 \text{nv}/\sqrt{\text{Hz}}$$

Thermal Noise

$$I_{noise}^2 = \left(\frac{2}{3}\right) 4 \cdot k \cdot T \cdot \gamma \cdot g_m \cdot \Delta f$$

$$V_{in\_noise}^2 = \frac{\left(\frac{2}{3}\right) 4 \cdot k \cdot T \cdot \gamma}{g_m} \Delta f$$

1/f Noise

$$I_{noise}^2 = \frac{k_0 \cdot k \cdot T \cdot g_m^2}{W \cdot L \cdot f} \Delta f \sim \frac{1}{L^2 f} \Delta f$$

$$V_{in\_noise}^2 = \frac{K_0 \cdot k \cdot T}{W \cdot L \cdot f} \Delta f$$

function of  $L^2$  not  $W$

function of  $g_m$  (sqrt  $W/L$ )

Models:

- For a **Voltage** Mode device (input referred noise)
- For a **Current** Mode device (a current source)

## Noise and frequency

$$V_{in\_noise}^2 = \frac{\left(\frac{2}{3}\right) 4 \cdot k \cdot T \cdot \gamma}{g_m} \Delta f$$

- ❑ The total noise (input referred) is always the area under the density noise curve the integral from  $f=0$  to  $f$ ="what you like"
  
- ❑ Example: the total thermal noise from 1KHz-10MHz noise is:

$$V_{total-1-10MHz\_noise} = \sqrt{\frac{\left(\frac{2}{3}\right) 4 \cdot k \cdot T \cdot \gamma}{g_m} \cdot \sqrt{9.999}}$$

**Noise is not always flat  
in all frequency**

## Noise as W ,L , g<sub>m</sub>

Voltage Mode:

❑ Thermal noise:

$$\frac{V_n^2}{\Delta f} = \frac{8KT}{3g_m}$$

use Large W/L (g<sub>m</sub>) → for low noise

$$g_m = \sqrt{2\mu C_{ox} \frac{W}{L} I_{ds}}$$

❑ 1/f noise:

$$\frac{V_n^2}{\Delta f} = \frac{K_0KT}{fWL}$$

use Large area WxL → Lower noise

Drain Current Mode:


$$\frac{I_n^2}{\Delta f} = \frac{8KT g_m}{3} \quad \text{Function of } g_m \text{ (sqrt } W/L)$$

$$\frac{I_n^2}{\Delta f} = \frac{K_0KT g_m^2}{fWL} \quad \text{Function of } L^2 \text{ not } W$$

*But it could be a loosing game spend a lot of gm to reduce the noise a little..*


*Why ? I and C*

For fixed  $I_{ds}$  in strong inversion (voltage mode)



Flicker and thermal noises Interactions


## Example circuit noise of 2 Gain Stages On Board



$V_T$  is the **\*\*input referred noise\*\***

$$V_T^2 = V_n^2 + \frac{V_{P1}^2}{(g_{m_n} R_o)^2} + \frac{g_{m_p}^2}{g_{m_n}^2} V_P^2$$

$$\begin{aligned}
 V_T &= \sqrt{\frac{8}{3} \frac{kT}{g_{m_n}} + \frac{\frac{8}{3} kT}{g_{m_n}^2 R_o^2} + \left(\frac{g_{m_p}^2}{g_{m_n}^2}\right) \cdot \frac{8}{3} \frac{kT}{g_{m_{p1}}}} \\
 &= \sqrt{\frac{8}{3} \frac{kT}{g_{m_n}} + \text{Small} + g_{m_p} \cdot \frac{8}{3} kT \cdot \frac{1}{g_{m_n}^2}}
 \end{aligned}$$



$$v_n^2 = \frac{8}{3} \frac{kT}{g_{m_n}}$$

$$v_p^2 = \frac{8}{3} \frac{kT}{g_{m_p}}$$

$$v_{p1} = \frac{8}{3} \frac{kT}{g_{m_{p1}}}$$

Make  $g_{m_n}$  Large  $\boxed{W \uparrow}$  and  $L \downarrow$

Make  $g_{m_p}$  Low  $W \downarrow$  and  $L \uparrow$

**For Converter**

$$INL = \frac{1}{2} LSB \gg \frac{V_F^2}{2^n - 1} \approx \frac{1}{2} V_T \quad \leftarrow \text{Limit } V_T$$

Effect of Thermal Noise

**Use Large L for Loads and Large W/L for Input Pair**

# Mismatch

# Passives: resistors and capacitors in silicon

- ❑ **One of the most critical parameters in mixed signal design.**
- ❑ **Mostly ignored with normal simulators**

## Silicon Passive elements used in Mixed Signal

### Polysilicon

#### Silicon Resistors: $R=v/i$

##### ❑ In Silicon

$R = \text{Sheet Resistance} \times \text{Number of square.}$

Made of Si doped material.(poly and N+ or P+ or both)

##### ❑ Problems:

They have parasitic capacitances, (BW limitation) and temperature variations :

Grown from pyrolytic decomposition of silane ( $\text{SiH}_4$ ) at about  $600^\circ\text{C}$ .

The polycrystalline structure is made of monocrystal grains size in the range of  $0.1 - 1 \mu\text{m}$ .

The typical layer are  $200 - 600 \text{ nm}$  thick with long term standard deviation in the 2% range.

The mobility is low because of the grain border resistance ( $30\text{-}40 \text{ cm}^2/\text{Vs}$ ).

In order to have a low sheet resistance the polysilicon must be strongly doped ( $10^{20}\text{-}10^{21} \text{ cm}^{-3}$ ). Part of the doping saturates the localized levels due to the grain border. The sheet resistance is in the range  $20 - 40 \Omega/\square$ .


The sheet resistance can be reduced by using sandwich layers (polysilicide) made of  $200 \text{ nm}$  of polysilicon covered with a film of refractory metal silicide ( $\text{WSi}_2, \text{MoSi}_2, \text{TiSi}_2$ ). The sheet resistance is reduced to  $1 - 5 \Omega/\square$ .

$$R = R_s \cdot \text{squares}(1 + \alpha T/T_0)$$

$$R \propto 1/(\mu q N a)$$

In silicon

A resistor also has 1/f noise




$$\overline{dv_{Rf}^2} = V_R^2 \frac{K F_R R \square}{A_R} \frac{df}{f} \quad \text{is } 1/f$$

$$K F_{R\text{Si}} \approx 2 \cdot 10^{-21} \text{ Scm}^2$$

$$K F_{R\text{poly}} \approx 10 K F_{R\text{Si}}$$

for  $R = 1 \text{ k}\Omega$  with  $20 \square$ 's of  $50 \Omega/\square$  and  $1 \mu\text{m}$  wide and  $V_R = 0.1 \text{ V}$

$$\sqrt{\overline{dv_{Rf}^2}} = 16 \text{ nV}_{\text{RMS}}/\sqrt{\text{Hz}} \text{ at } 1 \text{ Hz}$$



Si Top view



## Passive Element Tolerance



### □ Common type of resistors in IC - silicon

Resistor	Range [%]	Ohm/sq Value	Matching [%] (1x1uu)	ppm/c, ppm/v
Poly W/O Silicide With Silicide	$\pm 15$	200 – 1k 6	2 -	0-400 ppm/c -
N+/P+	$\pm 20$	20-100	-	3000 ppm/c, large v
N well	$\pm 20$	2k-4k	--	Large
1 contact	$\pm 50$	1-3	---	----

**Tolerance is not mismatch...**

## Layout of resistors on Silicon

Interdigitized structure :



**Good matching**

**symbol**



$$R = R_s \cdot \text{length}/\text{width}$$

$$R_{total} = R + 0.5 \cdot R_s (\text{number}_{turns}) + \text{contact\_resistance}$$

## Basic partial derivatives

$$R = \frac{L}{W} R_{\square} = \frac{L}{W} \cdot \frac{\rho}{x_j}$$

$$C = \frac{\varepsilon_0 \varepsilon_r}{t_{\text{ox}}} WL$$

$$y = \frac{x_1 x_2}{x_3}$$

$$\frac{\partial y}{\partial x_1} = ?$$


$$\left. \frac{\partial y}{\partial x_1} \right|_{x_1} = \frac{\left(\frac{x_1}{x_3}\right) \partial x_2}{\left(\frac{x_1}{x_3}\right) x_2} = \frac{\partial x_2}{x_2}$$

$$\left. \frac{\partial y}{\partial x_2} \right|_{x_2} = \frac{\partial x_2}{x_2}$$

$$\left. \frac{\partial y}{\partial x_3} \right|_{x_3} = \frac{x_1 x_2 x_3^{-2} \partial x_3 (-1)}{\left(\frac{x_1 x_2}{x_3}\right)} \frac{-1}{x_3} \partial x_3$$


$$\left[ \frac{\partial y}{\partial x_1} \right]^2 = \left[ \frac{\partial x_2}{x_2} \right]^2 + \left[ \frac{\partial x_2}{x_2} \right]^2 + \left[ \frac{\partial x_3}{x_3} \right]^2$$

# Mismatches




$$R = \frac{R_1 + R_2}{2}$$

$$\Delta R = R_1 - R_2$$



$$R = \frac{L}{W} R_{\square} = \frac{L}{W} \cdot \bar{\rho} \cdot X_j$$

$$\left(\frac{\Delta R}{R}\right)^2 = \left(\frac{\Delta L}{L}\right)^2 + \left(\frac{\Delta W}{W}\right)^2 + \left(\frac{\Delta \bar{\rho}}{\bar{\rho}}\right)^2 + \left(\frac{\Delta X_j}{X_j}\right)^2$$



Layout position can destroy/improve mismatches

$$\left(\frac{\Delta X_j}{X_j}\right)$$

- Implant dose
- Side diffusivity
- Deposition rate

$$\left(\frac{\Delta L}{L}\right) \left(\frac{\Delta W}{W}\right)$$

- Etching
- Boundary
- Side diffusivity


$$\left(\frac{\Delta \bar{\rho}}{\bar{\rho}}\right)$$

- Polysilicon grain size
- Doping dose
- Crystal defects
- Stress
- Temperature


source: F. Maloberti

## Improve Mismatch (Accuracy) Errors : “Good to Do”

### A – Temperature:




### B – Sheet resistance



"James C. Daly et al."

### C – Stress: away from edges..




source: F. Maloberti

## Mismatches – Modelling – "Pelgrom Rule"

### MISMATCHING In Current-Steering D/A Converters

M.J.M Pelgrom, *et al* (1989): mismatching parameter for two equal transistor of dimensions  $W \times L$  separated a distance  $D$ .



'Random' mismatch

Transistor sizing

$$\begin{aligned}
 \sigma_{V_T} &= \frac{A_{V_T}}{\sqrt{WL}} + S_{v_T}^2 D^2 \\
 \frac{\sigma_\beta}{\beta} &= \frac{A_\beta}{\sqrt{WL}} + S_\beta^2 D^2 \\
 \frac{\sigma_\gamma}{\gamma} &= \frac{A_\gamma}{\sqrt{WL}} + S_\gamma^2 D^2
 \end{aligned}$$

'Systematic' mismatch

Layout techniques


## Capacitors layout and mismatched

### Plated Capacitors

$$C = C_a \times \text{Area} = C_a \times W \times L \quad (W \text{ and } L \text{ are dimension of plates})$$


1-4 ff/uu, 20pF is already a large capacitors for silicon application.

“Core Oxide caps”- will be reviewed later lectures.



Si Top view


$$I = C \, dv/dt$$



## Capacitors

$$C = \frac{\epsilon_0 \epsilon_r}{t_{ox}} WL$$

From here to here..



$$\left(\frac{\Delta C}{C}\right)^2 = \left(\frac{\Delta \epsilon_r}{\epsilon_r}\right)^2 + \left(\frac{\Delta t_{ox}}{t_{ox}}\right)^2 + \left(\frac{\Delta L}{L}\right)^2 + \left(\frac{\Delta W}{W}\right)^2$$

$$y = \frac{x_1 x_2}{x_3}$$

$$\frac{\partial y}{\partial x_1} = ?$$

$$\frac{\partial y}{\partial x_1} \Big|_{x_1} = \frac{\left(\frac{x_1}{x_3}\right) \partial x_2}{\left(\frac{x_1}{x_3}\right) x_2} = \frac{\partial x_2}{x_2}$$

$$\frac{\partial y}{\partial x_2} \Big|_{x_2} = \frac{\partial x_2}{x_2}$$

$$\frac{\partial y}{\partial x_3} \Big|_{x_3} = \frac{x_1 x_2 x_3^{-2} \partial x_3 (-1)}{\left(\frac{x_1 x_2}{x_3}\right)} \frac{-1}{x_3} \partial x_3$$

$$\left[\frac{\partial y}{\partial x_1}\right]^2 = \left[\frac{\partial x_1}{x_1}\right]^2 + \left[\frac{\partial x_2}{x_2}\right]^2 + \left[\frac{\partial x_3}{x_3}\right]^2$$


## Insulator ~SiO2

- ❑ Mismatch model: should know but **ignore the above and use pelgrom rule !**
- ❑ Given mismatch for certain area everything and 4 time the area means double the matching



## Metal capacitors

Metal thickness  $\sim 2000-5000\text{\AA}$  ( $\text{\AA}$ =Angstrom)



Example :

$$C = 2 \times 10^{-3} \text{ pF/}\mu\mu$$

Variations =  $\pm 20\%$

If for a Given  $2\text{ff}=2\%$  mismatch - process number.


Then for a 100ff capacitor we will get

$$\text{Matching } dc/c \rightarrow 100\text{ff} \Rightarrow 2/7 = 0.28\%$$

More parameters:

Temco  $\sim 0$  C to  $C_{\text{sub}}$  (parasitic)  $\sim 10:1 \rightarrow 30:1$  Variations =  $\pm 20\%$

Noise = 192uV..




**In reality we characterize a process capacitor and resistors in silicon mismatch as**

**Smallest 1 square = x%  
from than on we can deduce the mismatch to any value**


## Inductors

Inductors are also becoming a common elements- we will not go over the detail of inductor design in this course ( only the basics once we go over PLLs lecture)

$$L_{self} = \frac{\mu_0}{2\pi} \left[ l \ln \left( \frac{2l}{w+t} \right) + \frac{l}{2} + 0.2235(w+t) \right] \quad (1)$$



Source: Stanford, synopsys, and HP paper on L modelling



## Mismatches in transistors

First test:

- Is it a current source mode?
- Is it a voltage mode device?
- Is it a switch?

Mixed signal design must address:

- Can we live with that?
- If not can we “calibrate” or fix this error?

## Mismatches- $V_{th}$

- ❑ Process deviation:
  - ❑ Threshold voltage is highly process dependent:  
 $V_{th} = V_{FB} - Q_{ss}/C_{ox} + V_{sub} + 2|\Phi_p| + |Q_d|/C_{ox}$ ,

$$V_{th} = V_{FB} - \frac{Q_{ss}}{C_{ox}} + V_{sub} + 2|\phi_p| + \frac{|Q_d|}{C_{ox}}$$

Where:



- $V_{FB}$  – Flat Band Voltage,
- $Q_{ss}$  – Surface Charge per unit area,
- $V_{sub}$  – Substrate Voltage,
- $2|\phi_p|$  – Voltage required for strong inversion, doping gradients
- $Q_d$  – Depletion charge per unit area in the depletion region
- $C_{ox}$  – Oxide Capacitance per  $\mu m^2$ , depends on oxide thickness

- ❑ All of them except  $V_{sub}$  are process dependent and randomly or graded distributed
- ❑ Layout mismatch: Voltage drop on along power line can cause graded error

## Mismatches- history

- ❑ First belief was based on measured data:
- ❑ Very L dependent and Very W dependent
  
- ❑ Low L  $V_t$  goes down – so variations is large
- ❑ Low W  $V_t$  goes up – so variation is large
  
- ❑ Today Pelgrom law define most mismatches as function of area  $W \times L$
  
- ❑ And simulators namely monte carlo do the job of finding the sigma mismatch of large blocks

$$\sigma(\Delta V_T) = \frac{C_1}{\sqrt{W_{eff} \times L_{eff}}}$$



## Note on C1 from last page

- ❑ C1 is in today design 2-10 mV for  $W \times L = 1$
- ❑ C1 has a strong dependency on manufacturing – we do not have much control
- ❑ C1 follow  $\sim 1.5 t_{ox}$  (in nm  $\rightarrow$  mv) as a “rule of thumb” – use thin oxide devices
- ❑ C1 can be different for different layouts – we have control

### Example for C1.


**$\sim 3\text{nm } t_{ox} \text{ -- } 90\text{nm process} \sim 4.5\text{mv } \mu\text{m}$**   
 **$0.18\mu\text{m process } t_{ox}=4\text{nm} \sim 6\text{mv } \times \mu\text{m}$**   
 **$3.3\text{v process, } t_{ox}\sim 7\text{nm} \sim 10\text{mv } \times \mu\text{m}$**

### V Mismatches – saturation region

$$\sigma^2(I_D) = \frac{\beta^2}{2} (V_{GS} - V_T)^2 * \sigma^2(\Delta V_T) + I_D^2 * \sigma^2\left(\frac{\Delta L}{L}\right)$$

$$\beta = \mu \cdot C_{ox} \cdot \frac{W}{L}$$

“never mind” this.. create a design model



amplifiers, comparators offset.

amplifiers, comparators offset.

$$\sigma(\Delta V_T) = \frac{C_1}{\sqrt{W_{eff} \times L_{eff}}}$$



$$\propto \frac{1}{\sqrt{W_{eff} \times L_{eff}}}$$

increase area for better results  
What happen to input cap ?



## Current mismatches in saturation – first method

$$I = k \frac{W}{2L} (V_{GS} - V_T)^2 = \alpha (V_{GS} - V_T)^2$$

$$\Delta I + I = k \frac{W}{2L} (V_{GS} + \Delta V - V_T)^2 = \alpha (V_{GS} + \Delta V - V_T)^2$$


$$\begin{aligned} \Delta I &= \alpha [(V_{GS} + \Delta V - V_T)^2 - (V_{GS} - V_T)^2] \\ &= \alpha [(V_{GS} - V_T)^2 + \Delta V^2 + 2(V_{GS} - V_T)\Delta V - (V_{GS} - V_T)^2] \end{aligned}$$

$$\Delta I = \alpha \cdot 2(V_{GS} - V_T)\Delta V$$

$$\frac{\Delta I}{I} = \frac{\alpha \cdot 2(V_{GS} - V_T)\Delta V}{\alpha (V_{GS} - V_T)^2} = \frac{2}{V_{GS} - V_T} \cdot \Delta V = \left[ \frac{2}{V_{GS} - V_T} \right] \cdot \frac{\sigma_{(V_T)}}{\sqrt{W \times L}}$$

$$\left( \frac{\Delta I}{I} \right)^2 = \left( \frac{C_1}{\sqrt{W \times L}} \right)^2 \frac{4}{(V_{GS} - V_T)^2}$$

**One Way**



$$\frac{\sigma^2(I_D)}{I_D^2} = \left\{ \frac{\beta}{I_D} \sigma^2(\Delta V_T) + \sigma^2\left(\frac{\Delta L}{L}\right) \right\} = \left\{ \frac{2}{(V_{GS} - V_T)^2} \sigma^2(\Delta V_T) + \sigma^2\left(\frac{\Delta L}{L}\right) \right\}$$

## Current mismatches in saturation – second method use C1

$$\begin{aligned}
 \frac{\Delta I}{I} &= \frac{g_m \cdot \Delta V}{I} = \frac{\sqrt{2k \frac{W}{L} I}}{I} \Delta V & \Delta I &= g_m \cdot \Delta V \\
 &= \frac{2k \frac{W}{L}}{\sqrt{I}} \Delta V = \frac{\sqrt{2k \frac{W}{L}}}{\sqrt{k \frac{W}{2L} (V_{GS} - V_T)}} \Delta V = \frac{2}{V_{GS} - V_T} \Delta V
 \end{aligned}$$

$$\frac{\Delta I}{I} = \frac{2}{V_{GS} - V_T} \cdot \frac{C_1}{\sqrt{W \times L}}$$

**Second Way- same results..**


**Large  $V_{GS}$ !**

**Added W and L mismatches**

$$\frac{\Delta I_D}{I_D} = \left[ \left( \frac{\Delta W}{L} \right) + \left( \frac{2 \Delta V_T}{V_{GS} - V_T} \right) \right]$$

## Mismatches/Offset $V_s, L, W,$

Amplifiers, comparators minimize Offset (mismatches)




$$\Delta V = \frac{C}{\sqrt{W \times L}} \Rightarrow \text{Increase } W \times L \text{ area}$$

Proportional to

$$\frac{1}{\sqrt{W \times L}}$$


Current source minimize I Offset Mismatch



$$\Delta I = g_m \cdot \Delta V = \frac{g_m c_1}{\sqrt{W \times L}} = \frac{\sqrt{\left(k \frac{W}{L} 2I\right)}}{\sqrt{W \times L}} \cdot C_1$$

$$\Delta I = \frac{C \sqrt{2I \mu_0 C_{ox}}}{L} \sim \frac{1}{L} \gg \gg \text{Large } L$$

### Example: mismatches/Offset



$$\sigma(\Delta V_T) = \frac{C_1}{\sqrt{W_{eff} \times L_{eff}}}$$

$$\sigma(\Delta V_T) = \frac{C_1}{\sqrt{2W_{eff} \times L_{eff}}}$$

$$\sigma(\Delta V_T) = \frac{C_1}{2\sqrt{W_{eff} \times L_{eff}}}$$

**4x transistor area = 1/2 offset improvement**

# End of lecture 02