

Welcome to
046188 Winter semester 2013
Mixed Signal Electronic Circuits
Instructor: Dr. M. Moyal Room: Meyer 351

Lecture 01

- 1. Course Overview and Requirements**
- 2. Review of CMOS Transistors Basics**



You can always find lectures in

www.gigalogchip.com and at the university site.

I will add interesting papers discussions etc..



What will you get out of this course

1. Mixed Signal design – almost all emphasis on Conversion from Digital to Analog and Analog to Digital domains this time – I will add PLLs
2. Basic to detail of Analog circuit (transistor level) design of selected Analog blocks

Understanding of problem flavors and solution/s to mixed signal design



- Lecture 1: Overview - Analog Transistors Basics**
- Lecture 2: ADCs- Basic Theory and Definitions, Jitter**
- Lecture 3: Mismatches and noises in Mixed signal IC circuits.**
- Lecture 4: DAC Architectures**
- Lecture 5: Over sampling Techniques in DACs**
- Lecture 6: ADC- Flash Architectures**
- Lecture 7: SAR ADC and Circuit Design of Comparator for ADCs**
- Lecture 8: High Speed: Pipe lines Just on line lecture.**
- Lecture 9: Circuit Design of Sample and Hold**
- Lecture 10: Over Sampling ADCs : Sigma Delta - Loops and Architectures**
- Lecture 11: Sigma delta Switch capacitors ADCs**
- Lecture 12: Sigma delta design examples**
- Lecture 13: Advance topics: PLL Basics or Time interleaved architecture**
- Lecture 14: PLL design fundamentals**



Home » TextBooks » 046* » 046188 - Mixed Signal Electronic Circuits

[046188 - Mixed Signal Electronic Circuits](#)

046188

Mixed Signal Electronic Circuits

מעגלים אלקטרוניים לאותות מעורבים

1. Plassche, Rudy J. van de. CMOS Integrated Analog-to-Digital and Digital-to-Analog Converters. 2nd ed. Kluwer Academic Publishers, 2003. [s.n. 2279785](#).
2. Oversampling Delta-Sigma Data Converters: Theory, Design, and Simulation. Edited by Candy, James C., Temes, Gabor, C. IEEE Press, 1992. [s.n. 2117420](#).
3. Delta-Sigma Data Converters: Theory, Design, and Simulation. IEEE Press, 1997. [s.n. 2192320](#)
4. Laker, K. R., Sansen, Willy M. C. Design of Analog Integrated Circuits and Systems. McGraw-Hill, 1994. [s.n. 2319855](#)



Perquisite:

Knowledge in Linear Circuits design and Feedbacks systems.

Book Listing: The link below lists the recommended textbooks for your course in the upcoming academic year.

<http://libee.technion.ac.il/apage/49599.php>

1) CMOS Integrated Analog-to-Digital and Digital-to-Analog Converters by Rudy van de Plassche, 2nd Edition 2003 Kluwer Academic Publishers


2) Oversampling Delta-Sigma Data Converters Theory Design and Simulations. James C. Candy and Gabor C. Temes, 1992 IEEE press Order num. PC0274-1

Book Listing - Option

Design of Analog Integrated Circuits and Systems, Kenner R. Laker and Willy M.C. Sansen, 1994 McGraw-Hill Series in Electrical and Computer Engineering

Recommended Supplemental Material:

IEEE Journal of Solid State Circuits and ISSCC from 1990-2013, and Lecture's notes.





Course Grading:

Project:	80%
Homework(lab) + Lab	20%

Project Delivery will include 20 min presentation of your work –
“oral” exam/presentation

Class Hours:

Room 768 is available for office hrs.

Thursdays. 09:30-11:30., 10 min break.

E-mail: miki@gigalogchip.com

The lectures will go on our web site. And the university one

Look at: www.gigalogchip.com

For info on class, class lectures, notes, project papers, etc..

Requirements: Project



I will choose few projects ideas for you to work on. You may, under special case bring your idea but it will need to be approved by me.

Area Topics Area Suggestions:

Design of : ADC: (Sigma Delta, Flash, SAR,PLL)

I will define “spec” : Bits/frequency/Process/voltage range/Power

..and in LAB: Per Danniël → Design a DAC.



You will deliver: (detail on a separate doc)

- a) Paper Search: What exists today – at least 3 paper listing.
- b) Architecture Analysis (can be Matlab/AnaLib sim.) – show that it works
- c) Mismatch Analysis add imperfections ---show that it works.
- d) Circuit Simulation/design: Transistor Simulation one block contain transistors

A) 5 bits 1GS/s FLASH ADC → ENOBS=4.4bit

B) 12 Bits 2MS/s Sigma Delta ADC → ENOB=11bit

C) 6 bit 8GS/s Interleaving ADC → ENOB=4.8bit

D) 12 bits 1MS/s SAR ADC → ENOB=11bit

E) 4GHz PLL bw=2MHz refin=25MHz

Sim vco phase noise

Propose all elements of filter and phase detector and charge pump.

details : **next lecture....**



At the university we have a workstation with Cadence and a general 90nm PDK.

You can open accounts on that machine and connect using VNC.

Daniel is also coordinating the dates for Cadence instructions on basic operation of Cadence (schematics, layout, simulation).


Students without Cadence background should be encouraged to participate but we need to know in advance.

We also have Matlab license. :



Example of Mixed Signal Systems

Review of CMOS Transistor Basics



ADC → DSP → DAC

It's a "Language" translator to do work. With fixed known boundary conditions
Vinmax and Minmin, clock, maximum frequencies of through put,

The process burn power, produces inaccuracies, creates bad artifacts-
Folding, distortions - but allow communications to exists and to be stored.

In this course we will learn how converters operate and how those errors are generated. And more precisely why/when we can let the error exists.



1. Quick Review of Silicon based passives elements
2. Review of CMOS Transistor Basics




Silicon Resistors:

In Silicon $R = \text{Sheet resistance} \times \text{Number of square.} \sim 6 \text{ ohm-1 Khom/square}$

$$R = R_s \bullet \text{squares}(1 + \alpha T / T_o)$$

Si Top view





$$R = v/i$$

Capacitors

$C = C_a \times \text{Area} = C_a \times W \times L$ (W and L are dimension of plates) 0.1-4 ff/uu

$$i = C \text{ dv/dt}$$



Inductors

Inductors are also becoming a elements-

$$L_{self} = \frac{\mu_0}{2\pi} \left[l \ln \left(\frac{2l}{w+t} \right) + \frac{l}{2} + 0.2235(w+t) \right] \quad (1) \quad 1$$



Transistors : (CMOS in this example)

4 terminal device, mostly 3 terminals are used, the 4th is default connection - not always.

CMOS works so nice because it is possible to build and repeat it: It is an efficient and dense element (~**1.6million/mmsquare in 45nm tech.**)


Transistor can change its “function” and become R , C , or a voltage controlled current source(VCCS). Applying mostly the control voltage to the gate to source voltage.

Key is to understand which control does what !

$$i_{ds}=f(V_{gs},V_{ds},W,L,V_t,U,C_{ox})+noise$$

CMOS Transistor Basics

- General MOS structure
 - W: channel width
 - L: channel length
 - G=Gate; D=Drain; S=Source, B=Bulk
 - S & D are doped p or n
 - B is oppositely doped (n or p)



- doped p: excess of holes, positive charges;


- doped n: excess of electrons, negative charges;

- → S/D with n doping, B with p doping == NMOS device
- → S/D with p doping, B with n doping == PMOS device

._A Baschirotto LV analog design 2011

In most case...nothing happen until you (VGS) pass the “Vt”

CMOS device characteristics



- $V_{T0} = kT/q(\ln(N_D * N_A/n_i^2) + \ln(N_A/n_i) - Q_b/C_{ox} - Q_{ox}/C_{ox})$
- $V_T = V_{T0} + \gamma * \text{sqrt}(V_{sb} + 2\Phi_F) - \text{sqrt}(2\Phi_F)$
- V_T depends to first order on doping and oxide thickness, both of which have tolerances.
- The larger the area the more consistent the value, the less variation -> inverse proportional to root of gate area

CMOS Transistor Now and Future look



smaller and smaller $L < 25\text{nm}$: New transistors L is a “Figure of Merit” not really 25nm




Figure 1 – Planar and Tri-Gate FinFETs, courtesy of Intel






Figure 2 – FinFET Sub-threshold Slope and Gate Delay Improvements, courtesy of Intel




Source: Intel


Why FinFETs?





- FinFETs expected to continue transistor scaling to 7nm
 - FinFET fabrication compatible with CMOS process
 - FinFETs address scaling challenges faced by bulk CMOS
 - Better channel control with double gates → reduced short-channel effects
 - Improved subthreshold slope
 - Better Ion/Ioff
 - Different styles
 - Shorted-gate (SG)
 - Independent-gate (IG)
 - Asymmetric-workfunction SG (ASG)




Physical Structure of Nmos / Pmos transistor



How do we define W , L , Multiplier, Finger..



“Layout”




Symbol

Source: IEEE & T.H. Lee.




Layout and cross section (Triple well)




Transistor Placement → layout




a very important part of mixed signal is placement and layout of the elements.



now we have added errors: contacts resistance, metal routings and capacitance they can make difference at high frequency and at high currents



Example: Metallization placement in Silicon





Linear Region - A “resistors”

Strong Inversion - A current source (v-c-c-s)

Moderate Inversion – “transition region”

Weak Inversion - A “bipolar device” (Exponential i/v)

Off (Accumulation) - Open Switch

Velocity saturation, and Breakdown regions ! –important in sub um logic devices..!

Example:

A “digital cell” transistors could switch through all those regions

Linear Region



Linear Region the drain current is mobility time electric field (surface)

$$I_D = -WQ_n(y) \mu_n E$$

$$\int_0^L I_D dy = I_D L = \int_0^{V_{DS}} \mu_n C_{ox} W [V_{GS} - V(y) - V_t] dV$$

Source: IEEE & T.H. Lee.

$$I_{ds} = \mu C_{ox} (W/L) [(V_{gs} - V_{th}) \cdot V_{ds} - 1/2 V_{ds} \cdot V_{ds}]$$

$$V_{gs} - V_{th} > V_{ds}$$

In this region electron are attached to the surface creating a conductive surface R
Which is V_{ds} dependent (for small V_{ds})

Mobility: how a charge carriers responds to an induced electric field,
the mobility in Silicon MOSFET is roughly 400 cm²/Vs

Saturation Region



IF $V_{gs} - V_{th} < V_{ds}$ and $V_{gs} - V_{th} > 3KT/q \sim 78mV$

Then:
$$I_D = \frac{\mu \cdot C_{ox}}{2} \cdot \frac{W}{L} (V_{GS} - V_T)^2 = \frac{\beta}{2} (V_{GS} - V_T)^2$$

$$\beta = \mu \cdot C_{ox} \cdot \frac{W}{L}$$

Or we can define $V_{gs} - V_{th} \equiv V_{dsat}$

Strong Inversion region

The inversion channel does not extend all the way to the end "pinched off"

Key: Keep $V_{dsat} \sim 130mV$ or more

Strong Inversion, large V_{ds} , transistor do not respond to drain movement – Great place to make a current element or to make an amplification... or an ADC, DACs

$$V_{TH} = V_{TH0} + \gamma \cdot \left[\sqrt{|-2 \cdot \Phi_F + V_{SB}|} - \sqrt{2 \cdot \Phi_F} \right]$$
$$\gamma = \frac{\sqrt{2 \cdot q \cdot \epsilon \cdot N_A}}{C_{OX}}$$

V_t = Threshold voltage require to produce conducting channel at Drain Source.



In most design, to keep the transistor in saturation we always watch for V_{dsat} , and keep in mind that V_{dsat} is could be lower than V_{ds} .

Summary table

Linear region	$V_{GS} > V_{TH}$	$V_{DS} < V_{GS} - V_{TH}$
	$I_D = \mu \cdot C_{ox} \cdot \frac{W}{L} \cdot \left[(V_{GS} - V_{TH}) \cdot V_{DS} - \frac{1}{2} \cdot V_{DS}^2 \right]$	
Saturation region	$V_{GS} > V_{TH}$	$V_{DS} > V_{GS} - V_{TH}$
	$I_D = \frac{1}{2} \cdot \mu \cdot C_{ox} \cdot \frac{W}{L} \cdot (V_{GS} - V_{TH})^2 \cdot (1 + \lambda \cdot V_{DS})$	
	g_m	

Weak Inversion (sub threshold) Region




IFF $V_{gs} - V_{th} < 3KT/q \sim 78mV$

$$V_{ds} > 4KT/q$$

Then:

$$I_{ds} = I_{do}(W/L)e^{V_{gs}/(nKT/q)}$$



Key: when $\rightarrow V_{gs} \sim V_{th}$

Can happen at any V_{ds} (above $\sim 100mV$)

Transistor is Very large or has very small current !

Slope: $\sim 70mV$ per decade of current

n (sometime k) is called kappa around 0.7 and represents the coupling of gate to source potential

$$n = c_{ox}/(c_{ox}+c_{depl})$$



Moderate Inversion $V_{gs} - V_{th} \sim 30-50\text{mV}$ (same as Sub threshold)
(transition place)

Off region: $V_{gs} \sim 0$ (leaky region) I_{dss} , and I_{gate}


Mobility saturation: Large $V_{gs} - V_{th} \sim V$ supply or more.

Snap back: Very large V_{ds} exceed supply, a bipolar action


Off region is interesting design parameter

it's a function of how big is V_{th} ! And all leakages of all parasitic diodes

Source: IEEE & T.H. Lee.



Inverter example



Example: In class analysis..

An inverter will switch through all those regions

But in most Analog/Mixed signals most transistors will stay in one region or will switch from Off to one of those region.

Small Signal Transistor Parameters: G_m



Lets take the saturation region and assume the transistor $V_{gs}-V_{th}$ does not change a lot. The current is set DC - but fluctuate as we 'slightly' (small signal) move the Gate voltage.

Its important because the "quality" of the transistor in term of amplifications and output impedence is measured. (ignoring g_{msb})

$$V_{gs} - V_{th} < V_{ds}$$


$$I_{ds} = \mu C_{ox} (W/2L) (V_{gs} - V_{th})^2$$

$$g_m = \partial I_{ds} / \partial V_{gs} = \mu C_{ox} (W/L) (V_{gs} - V_{th})$$

we want large g_m but it cost: Squaring the I_{ds} .
W up and small L helps

$$g_m = \sqrt{2\mu C_{ox} (W/L) I_{ds}}$$

$$\Delta I_{ds} = g_m \cdot \Delta V_{gs}$$




$$g_m = \sqrt{2\mu_n C_{ox} \frac{W}{L} I_D}$$
$$= \frac{2I_D}{V_{GS} - V_{TH}}$$

W/L Constant

Example: IDS Vs. VGS



This is also a measurement, same device.



The SLOPE of this plot is called **Transconductance**, and is a very important parameter for analog design (is the “gain” of the V-to-I amplifier).

gm ~ 400e-6 is a typ number..

Small Signal Transistor Parameters: G_{ds}




$$V_{gs} - V_{th} < V_{ds}$$

At a fixed V_{gs} , I_{ds} is not constant in term of V_{ds} (replace sat current equation with- channel modulation


$$I_{ds} = \mu C_{ox} (W/2L) (V_{gs} - V_{th})^2 (1 + \lambda V_{ds})$$

$$g_{ds} = \partial I_{ds} / \partial V_{ds} \equiv 1 / r_o$$

$$g_{ds} = \lambda \cdot \mu C_{ox} (W/2L) (V_{gs} - V_{th})^2 = \lambda \cdot I_{ds}$$



- High-impedance
 - Gain stages



$$g_m = \mu_n C_{ox} \frac{W}{L} (V_{GS} - V_{TH}) (1 + \lambda V_{DS})$$

$$= \sqrt{\frac{2 \mu_n C_{ox} (W/L) I_D}{1 + \lambda V_{DS}}}$$

Key: $V_A, r_o \propto L$ for long-channel devices

r_o proportional to L ! And $1/I_{ds}$

Slope: $1/r_o$! Lambda ~ empirical... (process)


Make long L if you like big r_o !

$$r_{ds} = \frac{L}{\lambda \cdot I}$$

Large r_o means current is unaffected w. v_{ds} changes


and.. **Low I good (high) r_o ..**

in Sat-Model for small signal (no capacitors-DC)



Model

in small signal model
 V_{gs} , i_{ds} , r_o , g_m all are
derivatives.. saturation



$$g_m \equiv \partial i_{ds} / \partial V_{gs}$$

$$i_{ds} \equiv g_m \cdot v_{gs}$$

$$g_{ds} \equiv \partial i_{ds} / \partial V_{ds}$$

$$r_o = 1 / (\lambda \cdot i_{ds})$$

Small Signal Transistor Parameters: g_{msb}



g_{msb} (an additional gain path)
 Because V_t changes as a function
 of source to bulk:
 (See V_{th} equation)

In many cases to avoid this gain path it is
 good to tie source to bulk !


$$V_t = V_{t0} + \gamma \cdot (\sqrt{2 \cdot \phi_f + V_{SB}} - \sqrt{2 \cdot \phi_f})$$

$$\frac{g_{mb}}{g_m} = \frac{\gamma}{2 \cdot \sqrt{2 \cdot \phi_f + V_{SB}}} = \chi$$


$$g_{msb} \equiv \partial I_{ds} / \partial V_{sb} = \eta \cdot g_m$$

η

is In the range of 0.2 gm (every technology has an n)



Model – with _baultk




Convince yourself..




Use the small signal model derive the impedance of n channel transistors below.



And what about C



“low Z”




“high Z”



Example : Transistor impedances:



MOS is a source device you move the drain nothing happen at the source but once you move the source the drain follow with gain!
In Nmos source potential is lower than the drain
And.. You can exchange source and drains- symmetrically.




Source: IEEE & T.H. Lee.

Gate impedance in thin gates is not infinite

Ig is becoming significant for L below ~ 65nm. (thin oxide) conventional CMOS

How gm behaves with at different regions



Source: R Harrison, Uof Utah

Source: R. Harrison.

Key:

Gm increases faster in weak inversion
In moderate $V_{ds}=30-80\text{mv}$ – $g_m = \sim I_{ds}$
Small absolute gm -.slow device



$$g_{msat} = \sqrt{2\mu C_{ox}(W/L)I_{ds}}$$

$$g_{mwk_inv} = I_{ds}/(KT/q)$$



Gain => gm x ro



Another look is relative gm defined as g_m/I_D (for low I design)
But also the “gain” is **$g_m r_o = \sim g_m/I_D$**



Capacitor of CMOS



capacitors	Saturation	Linear	Off	
C gate to S	$2/3C_{ox}+C_{ov}$	$1/2C_{ox}+C_{ov}$	C_{ov}	
C gate to D	C_{ov}	$1/2C_{ox}+C_{ov}$	C_{ov}	
C gate to B	0	0	$C_{ox} // C_{cb} + ..$	
C drain to B	$C_j(\text{diode})$	C_j	C_j	Voltage dependence
C source B	C_j	C_j	C_j	

Basic MOS Transistor operation

Small Signal Equivalent Circuit –Capacitances

linear
Gate

Source Drain

Depletion layer

$$C_i = C_{ox} WL$$

$$C_{dep} = \frac{\epsilon_{si}}{X_{dep}} WL$$

$$C_{gs} = C_{gs,ov} + \frac{C_i}{2}$$

$$C_{gd} = C_{gd,ov} + \frac{C_i}{2}$$

$$C_{sb} = C_{js} + \frac{C_{dep}}{2}$$

$$C_{db} = C_{jd} + \frac{C_{dep}}{2}$$

saturation
Gate

Source Drain

Depletion layer

$$C_{gs} = C_{gs,ov} + \frac{2}{3} C_i; \quad C_{gd} = C_{gd,ov}$$

$$C_{sb} = C_{js} + \frac{2}{3} C_{dep}; \quad C_{db} = C_{jd}$$

$$C_{gb} = \frac{1}{10} C_i$$

$$C_j = \frac{C_{j0}}{\sqrt{1 - \Phi_T}}$$


$$\Phi_T = \frac{kT}{q} \ln \left(\frac{N_D N_A}{n_i^2} \right)$$





CMOS Model – never forget the Parasitic Bipolar/diodes !

$$I_{GR} = A \cdot \frac{Q \cdot \eta_i \cdot x_j}{2 \cdot \tau_0}$$


- A : area of the junction
- x_j : depletion region width
- τ_0 : mean lifetime for minority carriers
- I_{GR} doubles for an increase of $\approx 10K$
- At room temperature $I_{GR}/A = 10^{-15} A/\mu m^2$




May exist
For sure in Pch
If it is N well process



Lateral



Vertical




May exist
For sure in Pch
If it is N well process




Saturation

$$I_{ds} = \mu C_{ox} (W/2L) (V_{gs} - V_{th})^2 (1 + \lambda V_{ds})$$



Linear

$$I_{ds} = \mu C_{ox} (W/L) [(V_{gs} - V_{th}) \cdot V_{ds} - 1/2 V_{ds} \cdot V_{ds}]$$



Sub Threshold


$$I_{ds} = I_{do} (W/L) e^{V_{gs}/(nKT/q)}$$

“Rule of thumb” : 70mv/dedade of I

Now add capacitance according to Mode of operation on table provided




1. What is w/l of a donut shape transistor ?
2. Can you derive it ?
3. What is it good for ?



Assignment 2

4. If at $t=0$ the switch is closed then at $t=1\text{ns}$ it open what is the final voltage at the three sources (S1,2,3) ?

switch Close to open






END lect. 01



added slides for lect. 01



Example of Mixed Signal systems



Example: ADC / DAC LOCATION IN WiFi system...

